#

half-adder

Here are 23 public repositories matching this topic...

nxbyte / Verilog-Projects

This repository contains source code for past labs and projects involving FPGA and Verilog based designs

simulator encoder decoder priority verilog xilinx testbenches multiplexer comparator adder system-verilog xilinx-vivado half-adder traffic-light-controller full-adder ripple-adder look-ahead-adder

Updated Oct 2, 2019
Verilog

daedalus / bitlogicemu

bitwise operation examples

register mips binary rot alu lfsr flip-flop half-adder muxer

Updated Nov 27, 2023
Python

Stavros / Multiplier4bit

A 4bit Multiplier in VHDL

fpga vhdl half-adder vhdl-code vhdl-examples full-adder

Updated Feb 3, 2020
VHDL

shane-staret / TwosComplementer

A Java program that converts a binary number into it's two's complement equivalent. This is used within the SimpleBinaryCalculator repository.

java converts binary twos-complement half-adder binary-addition

Updated Nov 5, 2024
Java

shane-staret / SimpleBinaryCalculator

A Java binary calculator based on a system of gates

java calculator binary assembly unsigned-integers assembly-language-programming adder calculator-application twos-complement half-adder binary-addition

Updated Feb 19, 2018
Java

bespoyasov / binary-full-adder-in-the-game-of-life

Binary adder implementation in the Game of Life written in JavaScript using canvas.

tutorial game-of-life digital-logic half-adder full-adder

Updated May 18, 2022
JavaScript

imvickykumar999 / Logical-Redstone-Reloaded

Download my Redstone World: https://www.planetminecraft.com/project/redstone-circuits-6024948/

world ram binary memory clock cycle redstone ticks rom minecraft-resourcepack flip-flop half-adder latch combinational-circuit full-adder sequential-circuit full-subtractor half-subtractor

Updated Aug 20, 2023
Python

ichko / nand-to-tetris

This repository contains HWs and material from the nand to tetris course

javascript cpu es6 compiler assembly assembler logic-gates hdl half-adder

Updated Oct 16, 2017
Assembly

mcleber / Verilog_Half_Adder

Verilog half adder

verilog verilog-hdl half-adder

Updated Oct 28, 2024
Verilog

DatDarkAlpaca / dat-emulation-sandbox

A simulation where I can connect virtual logic gates and build virtual CIs.

alu half-adder full-adder logic-gates-simulator op-codes

Updated Dec 26, 2022
C++

scriptographers / CS254-Assignment-3

Assignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay

encoder decoder mux robdd half-adder full-adder

Updated Feb 14, 2021
VHDL

newajsharif91 / Verilog_HDL_Digital-System-Design

CSE-2112 Digital Syatem Design LAb

verilog adder flip-flop half-adder d-flipflop full-adder

Updated Jan 20, 2023
Verilog

aliansgp / VHDL_Adders

Different adders code in VHDL and Comparison

vhdl vhd computer-architecture adder computer-architecture-lesson half-adder vhdl-code adders vhdl-examples full-adder ripple-adder look-ahead-adder carry-save-adder

Updated Feb 7, 2023
C

Grv-Singh / Digital-Systems-Design

Playing with ⚡ logic gates to make corresponding ✔ decision making circuits solving 🔌 electronic challenges at hand 🚦

logic-gates adder sine flip-flop half-adder electronics-engineering logical-programming full-adder decison-circuits

Updated Oct 1, 2020
MATLAB

joeymaillette04 / VHDL

VHDL implementations of half-adders, full-adders, and a 4-bit adder for digital circuit design

vhdl digital-design half-adder combinational-logic binary-logic full-adder 4-bit-combinational-adder

Updated Oct 18, 2023
VHDL

rahul21316 / verilog-adders

All the various adders in Verilog!

half-adder full-adder ripple-carry-adder

Updated May 31, 2021

Zannatul-Naim / Digital-System-Design

Digital System Design Lab Codes using Verilog

verilog adder half-adder d-flipflop full-adder flipflop ripple-carry-adder jk-flipflop t-flipflop

Updated Nov 27, 2022
Verilog

krish1925 / CS-M152A

Labwork on Logic Design implementation in Verilog on a Basys3 FPGA Module

modular verilog uart basys3 modular-design half-adder full-adder fpga-programming 7-segment-display

Updated Apr 13, 2024
Tcl

PoulamiSarkar24 / VHDL

This Repository contains the basic VHDL code for different circuits we learn in Computer Architecture. All the provided codes run on EdaPlayground platform, thus divided into testbench code (that goes under testbench.vhd window )and design code (goes under design.vhd) for clarity.

vhdl mux half-adder vhdl-code vhdl-examples full-adder ripple-carry-adder basic-gates-vhdl universal-gates-vhdl de-mux composite-adder encoder-vhdl decoder-vhdl carry-look-ahead-adder-vhdl

Updated Jul 9, 2024
VHDL

ammarmalik17 / Verilog_Adders

This repository contains Verilog HDL implementations of Half Adders, Full Adders, and 4-bit Adders, designed at three different abstraction levels: Gate Level, Dataflow Level, and Behavioral Level. These designs are fundamental to digital electronics, and this project showcases the versatility of Verilog in modeling and simulating digital circuits.

Updated Aug 24, 2024
Verilog

Improve this page

Add a description, image, and links to the half-adder topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the half-adder topic, visit your repo's landing page and select "manage topics."