default search action

combined dblp search
author search
venue search
publication search

ask others

"Reliability aware throughput management of chip multi-processor ..."

Fatemeh Pouyan et al. (2016)

> Home

Details and statistics

DOI: 10.1007/S11227-016-1665-3

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/PouyanASF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/PouyanASF16
Fatemeh Pouyan, Ali Azarpeyvand, Saeed Safari, Sied Mehdi Fakhraie:
Reliability aware throughput management of chip multi-processor architecture via thread migration. J. Supercomput. 72(4): 1363-1380 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.