default search action

combined dblp search
author search
venue search
publication search

ask others

"Transistor sizing for minimizing power consumption of CMOS circuits under ..."

Manjit Borah, Robert Michael Owens, Mary Jane Irwin (1995)

> Home

Details and statistics

DOI: 10.1145/224081.224111

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/BorahOI95a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/BorahOI95a
Manjit Borah, Robert Michael Owens, Mary Jane Irwin:
Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint. ISLPD 1995: 167-172

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.