default search action

combined dblp search
author search
venue search
publication search

ask others

"Edge detection using fine-grained parallelism in VLSI."

Chetana Nagendra et al. (1993)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1993.319140

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/NagendraBVOI93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/NagendraBVOI93
Chetana Nagendra, Manjit Borah, Mohan Vishwanath, Robert Michael Owens, Mary Jane Irwin:
Edge detection using fine-grained parallelism in VLSI. ICASSP (1) 1993: 401-404

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.