default search action
26th ISMVL 1996: Santiago de Compostela, Spain
- 26th IEEE International Symposium on Multiple-Valued Logic, ISMVL 1996, Santiago de Compostela, Spain, May 29-31, 1996, Proceedings. IEEE Computer Society 1996, ISBN 0-8186-7392-3
Keynote Address I
- Claudi Alsina:
As You Like Them: Connectives in Fuzzy Logic. 2-9
Logic Design I
- Rolf Drechsler:
Verification of Multi-Valued Logic Networks. 10-15 - Zeljko Zilic, Zvonko G. Vranesic:
New Interpolation Algorithms for Multiple-Valued Reed-Muller Forms. 16-23 - Susanto Rahardja, Bogdan J. Falkowski:
Family of Fast Mixed Arithmetic Logic Transforms for Multiple-Valued Input Binary Functions. 24-31
Logic I
- Antonio Di Nola:
Non-Archimedean Models of Lukasiewicz Logic. 32-36 - Noboru Takagi, Kyoichi Nakashima, Masao Mukaidono:
A Necessary and Sufficient Condition for Lukasiewicz Logic Functions. 37-42 - Robert J. Bignall, Matthew Spinks:
Propositional Skew Boolean Logic. 43-49
Fault Modeling, Fault Diagnosis
- Luis J. de Miguel, Margarita Mediavilla, José Ramón Perán González:
Fault Diagnosis System Based on Sensitivity Analysis and Fuzzy Logic. 50-55 - Elena Dubrova, Jon C. Muzio:
Testability of Generalized Multiple-Valued Reed-Muller Circuits. 56-61 - Mou Hu:
Design of One-Vector Testable Binary Systems Based on Ternary Logic. 62-67
Devices
- Takao Waho, Kevin J. Chen, Masafumi Yamamoto:
A Literal Gate Using Resonant-Tunneling Devices. 68-73 - Ali Sheikholeslami, P. Glenn Gulak, Takahiro Hanyu:
A Multiple-Valued Ferroelectric Content-Addressable Memory. 74-79 - Lutz J. Micheel, Hans L. Hartnagel:
Interband RTDs with Nanoelectronic HBT-LED Structures for Multiple-Valued Computation. 80-85 - K. Wayne Current, Vojin G. Oklobdzija, Dragan Maksimovic:
Low-Energy Logic Circuit Techniques for Multiple-Valued Logic. 86-91
Circuits, Logic Design I
- Noriaki Muranaka, Shigenobu Arai, Shigeru Imanishi, D. Michael Miller:
A Ternary Systolic Product-Sum Circuit for GF(3m) using Neuron MOSFETs. 92-97 - Mostafa I. H. Abd-El-Barr, Muhammad Nayyar Hasan:
New MVL-PLA Structures Based on Current-Mode CMOS Technology. 98-103 - Masami Nakajima, Michitaka Kameyama:
Design of Highly Parallel Linear Digital Circuits Based on Symbol-Level Redundancy. 104-109 - Côme Rozon:
On the Use of VHDL as a Multi-Valued Logic Simulator. 110-117
Logic II
- Reiner Hähnle
:
Commodious Axiomatization of Quantifiers in Multiple-Valued Logic. 118-123 - Weiru Liu:
The Incidence Propagation Method. 124-129 - Herman Akdag, Myriam Mokhtari:
Approximative Conjunctions Processing by Multi-Valued Logic. 130-135 - Matthias Baaz, Christian G. Fermüller:
Intuitionistic Counterparts of Finitely-Valued Logics. 136-143
Special Session: Helena Rasiowa, In Memoriam
- G. Malinowski:
Helena Rasiowa - A View of the Academic Trajectory and the Influence upon Polish and the International Scientific Community. 144-146 - Josep Maria Font:
On the Contributions of Helena Rasiowa to Mathematical Logic. 147 - Ton Sales:
From Pure to Approximate Logic. 148-153
Algebra I
- Vincenzo Cutello
Associativeness versus Recursiveness. 154-159 - Hassan Bezzazi, Ramón Pino Pérez:
Rational Transitivity and its Models. 160-165 - Dan A. Simovici, Corina Reischer:
Several Remarks on the Complexity of Set-Valued Switching Functions. 166-171
Artificial Intelligence, Reasoning
- Alberto Bugarín, Purificación Cariñena, Manuel Fernández Delgado, Senén Barro:
Petri Net Representation of Fuzzy Reasoning under Incomplete Information. 172-177 - S. Lehmke:
Weight Structures for Approximate Reasoning with Weighted Expressions. 178-183 - Salem Benferhat, Didier Dubois, Henri Prade:
Reasoning in Inconsistent Stratified Knowledge Bases. 184-191
Keynote Address II
- Lotfi A. Zadeh:
Inference in Fuzzy Logic via Generalized Constraint Propagation. 192-197
Algebra II
- Helmut Thiele:
On Isomorphisms between the Lattice of Tolerance Relations and Lattices of Clusterings. 198-202 - Ivo G. Rosenberg:
An Algebraic Approach to Hyperalgebras. 203-209
Soft Computing
- Yasushi Yuminaka, Yoshisato Sasaki, Takafumi Aoki, Tatsuo Higuchi:
Wave-Parallel Computing Technique for Neural Networks Based on Amplitude-Modulated Waves. 210-215 - Wenjun Wang, Claudio Moraga:
Design of Multivalued Circuits using Genetic Algorithms. 216-223
Circuits, Logic Design II
- Takahiro Hanyu, Manabu Arakaki, Michitaka Kameyama:
Quaternary Universal-Literal CAM for Cellular Logic Image Processing. 224-229 - Hao Tang, Hung Chang Lin:
Multi-Valued Decoder Based on Resonant Tunneling Diodes in Current Tapping Mode. 230-235
Decision Diagrams
- Jon T. Butler, J. L. Nowlin, Tsutomu Sasao:
Planarity in ROMDD's of Multiple-Valued Symmetric Functions. 236-241 - D. Michael Miller, Noriaki Muranaka:
Multiple-Valued Decision Diagrams with Symmetric Variable Nodes. 242-247 - Tsutomu Sasao, Jon T. Butler:
A Method to Represent Multiple-Output Switching Functions by Using Multi-Valued Decision Diagrams. 248-254 - Bogdan J. Falkowski, Susanto Rahardja:
Complex Spectral Decision Diagrams. 255-261
Algebra III
- Boris A. Romov:
Polynomial Completeness Criteria in Finite Boolean Algebras. 262-266 - Vlad P. Shmerko, Svetlana N. Yanushkevich
Technique of Computing Logic Derivatives for MVL-Functions. 267-272 - Lucien Haddad, Jean Fugère:
On the Lattice of Partial Clones on a Finite Set. 273-278 - F. Sokhatsky:
The Deepest Repetition-Free Decompositions of Non-Singular Functions of Finite-Valued Logics. 279-283
Logic III
- Stefan Gerberding:
DT - An Automated Theorem Prover for Multiple-Valued First-Order Predicate Logics. 284-289 - Kyoichi Nakashima, Y. Nakamura, Noboru Takagi:
Logic Expressions of Monotonic Multiple-Valued Functions. 290-295 - Grant Pogosyan:
Efficiently Irreducible Bases in Multiple-Valued Logic. 296-301 - Elena N. Zaitseva, Tatiana Kalganova
Logical Not Polynomial Forms to Represent Multiple-Valued Functions. 302-307
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-17 20:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: