default search action

combined dblp search
author search
venue search
publication search

ask others

"A 1.6-GB/s data-rate 1-Gb synchronous DRAM with hierarchical square-shaped ..."

Narumi Sakashita et al. (1996)

> Home

Details and statistics

DOI: 10.1109/JSSC.1996.542309

access: closed

type: Journal Article

metadata version: 2022-07-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SakashitaNSOSYT96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SakashitaNSOSYT96
Narumi Sakashita, Yasuhiko Nitta, Ken'ichi Shimomura, Fumihiro Okuda, Hiroki Shimano, Satoshi Yamakawa, Masaki Tsukude, Kazutami Arimoto, Shinji Baba, Shinji Komori, Kazuo Kyuma, Akihiko Yasuoka, Haruhiko Abe:
A 1.6-GB/s data-rate 1-Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture. IEEE J. Solid State Circuits 31(11): 1645-1655 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.