2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture.">2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using ..."

Jinshan Yue et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2019.8662360

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YueLSYWTCRWCLYL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YueLSYWTCRWCLYL19
Jinshan Yue, Ruoyang Liu, Wenyu Sun, Zhe Yuan, Zhibo Wang, Yung-Ning Tu, Yi-Ju Chen, Ao Ren, Yanzhi Wang, Meng-Fan Chang, Xueqing Li, Huazhong Yang, Yongpan Liu:
A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm²and 6T HBST-TRAM-Based 2D Data-Reuse Architecture. ISSCC 2019: 138-140

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.