default search action

combined dblp search
author search
venue search
publication search

ask others

"Improving the Latency-Area Tradeoffs for DRAM Design with Coarse-Grained ..."

Chao-Hsuan Huang, Ishan G. Thakkar (2020)

> Home

Details and statistics

DOI: 10.1109/ICCD50377.2020.00076

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccd/HuangT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/HuangT20
Chao-Hsuan Huang, Ishan G. Thakkar:
Improving the Latency-Area Tradeoffs for DRAM Design with Coarse-Grained Monolithic 3D (M3D) Integration. ICCD 2020: 417-420

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.