default search action
ACM Transactions on Reconfigurable Technology and Systems, Volume 15
Volume 15, Number 1, March 2022
- Lesley Shannon:
Introduction to Special Section on FPGA 2020. 1:1-1:2 - Vladimir Rybalkin, Jonas Ney, Menbere Kina Tekleyohannes, Norbert Wehn:
When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network. 2:1-2:35 - Philippos Papaphilippou
, Jiuxi Meng, Nadeen Gebara, Wayne Luk:
Hipernetch: High-Performance FPGA Network Switch. 3:1-3:31 - Lana Josipovic
Buffer Placement and Sizing for High-Performance Dataflow Circuits. 4:1-4:32
- Mathieu Gross
Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM. 5:1-5:26 - Chen Wu, Mingyu Wang, Xinyuan Chu, Kun Wang, Lei He:
Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration. 6:1-6:21
- Deming Chen:
Note from the TRETS EiC about the new Journal-first track in FPT'21. 7e:1 - Franz-Josef Streit
Design and Evaluation of a Tunable PUF Architecture for FPGAs. 7:1-7:27 - Yun Zhou
RWRoute: An Open-source Timing-driven Router for Commercial FPGAs. 8:1-8:27 - Seyedramin Rasoulinezhad
Rethinking Embedded Blocks for Machine Learning Applications. 9:1-9:30 - Johannes Menzel
The Strong Scaling Advantage of FPGAs in HPC for N-body Simulations. 10:1-10:30
Volume 15, Number 2, June 2022
- Ken Eguro
Introduction to Special Issue on FPGAs in Data Centers. 11:1-11:2 - Andrew M. Keller
The Impact of Terrestrial Radiation on FPGAs in Data Centers. 12:1-12:21 - Mikhail Asiatici
Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs. 13:1-13:33 - Atakan Dogan, Kemal Ebcioglu:
Cloud Building Block Chip for Creating FPGA and ASIC Clouds. 14:1-14:35 - Tobias Alonso
Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic Partitioning. 15:1-15:34 - Sahand Salamat
NASCENT2: Generic Near-Storage Sort Accelerator for Data Analytics on SmartSSD. 16:1-16:29 - Andrea Damiani
BlastFunction: A Full-stack Framework Bringing FPGA Hardware Acceleration to Cloud-native Applications. 17:1-17:27 - Paolo D'Alberto
xDNN: Inference for Deep Convolutional Neural Networks. 18:1-18:29 - Joel Mandebi Mbongue
Deploying Multi-tenant FPGAs within Linux-based Cloud Infrastructure. 19:1-19:31 - Tom Hogervorst, Razvan Nane, Giacomo Marchiori, Tong Dong Qiu, Markus Blatt, Alf Birger Rustad:
Hardware Acceleration of High-Performance Computational Flow Dynamics Using High-Bandwidth Memory-Enabled Field-Programmable Gate Arrays. 20:1-20:35 - Gongjin Sun, Seongyoung Kang, Sang-Woo Jun:
BurstZ+: Eliminating The Communication Bottleneck of Scientific Computing Accelerators via Accelerated Compression. 21:1-21:34
Volume 15, Number 3, September 2022
- Ken Eguro
Introduction to Special Issue on FPGAs in Data Centers, Part II. 22:1-22:2 - Naif Tarafdar, Giuseppe Di Guglielmo, Philip C. Harris, Jeffrey D. Krupa, Vladimir Loncar, Dylan S. Rankin, Nhan Tran, Zhenbin Wu, Qianfeng Shen, Paul Chow
AIgean: An Open Framework for Deploying Machine Learning on Heterogeneous Clusters. 23:1-23:32 - Shulin Zeng, Guohao Dai, Hanbo Sun, Jun Liu, Shiyao Li, Guangjun Ge, Kai Zhong, Kaiyuan Guo, Yu Wang, Huazhong Yang:
A Unified FPGA Virtualization Framework for General-Purpose Deep Neural Networks in the Cloud. 24:1-24:31 - Nikolaos Alachiotis
Scalable Phylogeny Reconstruction with Disaggregated Near-memory Processing. 25:1-25:32
- Stefan Brennsteiner
A Real-Time Deep Learning OFDM Receiver. 26:1-26:25 - Christian Lienen
Design of Distributed Reconfigurable Robotics Systems with ReconROS. 27:1-27:20 - Eli Cahill
Approaches for FPGA Design Assurance. 28:1-28:29 - S. Rasoul Faraji
Approximate Constant-Coefficient Multiplication Using Hybrid Binary-Unary Computing for FPGAs. 29:1-29:25 - Gaoming Du
A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree. 30:1-30:20 - Florian Dewald
Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS. 31:1-31:31 - Eric Matthews
Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors. 32:1-32:27 - Esther Roorda
FPGA Architecture Exploration for DNN Acceleration. 33:1-33:37 - Christophe Bobda
The Future of FPGA Acceleration in Datacenters and the Cloud. 34:1-34:42
Volume 15, Number 4, December 2022
- Nele Mentens
Introduction to the Special Section on FPL 2020. 35:1-35:2 - Runbin Shi, Kaan Kara, Christoph Hagleitner, Dionysios Diamantopoulos, Dimitris Syrivelis, Gustavo Alonso:
Exploiting HBM on FPGAs for Data Processing. 36:1-36:27 - Stefan Nikolic
Detailed Placement for Dedicated LUT-Level FPGA Interconnect. 37:1-37:33 - Niansong Zhang
RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm. 38:1-38:23 - Gagandeep Singh
Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric. 39:1-39:27 - Gurshaant Malik
HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators. 40:1-40:33 - Hayden Cook
Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits. 41:1-41:33 - Philip H. W. Leong:
Introduction to Special Section on FPGA 2021. 42:1 - Alec Lu
Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking. 43:1-43:33 - Xinyu Chen, Feng Cheng, Hongshi Tan, Yao Chen
ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS. 44:1-44:31 - Martin Langhammer
Stratix 10 NX Architecture. 45:1-45:32 - Aman Arora
Tensor Slices: FPGA Building Blocks For The Deep Learning Era. 46:1-46:34 - Kemal Ebcioglu
Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS Cloud. 47:1-47:42 - Sathish Panchapakesan, Zhenman Fang, Jian Li:
SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs. 48:1-48:27 - Kahlan Gibson
Adaptive Clock Management of HLS-generated Circuits on FPGAs. 49:1-49:32 - Krystine Dawn Sherwin
Median Filters on FPGAs for Infinite Data and Large, Rectangular Windows. 50:1-50:24 - Jason Cong
FPGA HLS Today: Successes, Challenges, and Opportunities. 51:1-51:42
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:36 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: