default search action
10th RSP 1999: Clearwater, Florida, USA
- Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping (RSP 1999), Clearwater, Florida, USA, June 16-18, 1999. IEEE Computer Society 1999, ISBN 0-7695-0246-6
Session 1: Communication and Distributed Systems
- Didier Buchs, Mathieu Buffo:
Rapid Prototyping of Formally Modelled Distributed Systems. 4-9 - Peter Henderson, Robert John Walters:
System Design Validation Using Formal Models. 10-14 - Fabiano Hessel
, Philippe Coste, P. LeMarrec, Nacer-Eddine Zergainoh, Jean-Marc Daveau, Ahmed Amine Jerraya:
Communication Interface Synthesis for Multilanguage Specifications. 15-20 - A. Vasilliou, K. Gounaris
Development of a Reusable E1 Transceiver Suitable for Rapid Prototyping. 21-
Session 2: Reconfigurable Architectures
- Werner Erhard, Andreas Reinsch, Torsten Schober:
First Steps towards a Reconfigurable Asynchronous System. 28-31 - S. Shrivastava, Vijay K. Jain:
Rapid System Prototyping for High Performance Reconfigurable Computing. 32-27 - Kia Bazargan, Ryan Kastner, Majid Sarrafzadeh:
3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems. 38-
Session 3: Reuse
- Young Geol Kim, Tag Gon Kim:
A Design and Tool Reuse Methodology for Rapid Prototyping of Application Specific Instruction Set Processors. 46-51 - David L. Landis, Praveen Guddeti, Paul T. Hulina, Lee D. Coraor:
Language-Based Rapid Prototyping Methods for Legacy System Re-Engineering and Re-Use. 52-
Session 4: Formal Methods
- Martin Leucker, Thomas Noll
Rapid Prototyping of Specification Language Implementations. 60-65 - Zineb Habbas, Francine Herrmann, Daniel Singer, Michaël Krajecki:
A Methodological Approach to Implement CSP on FPGA. 66-
Session 5: CASE Studies
- Massimo Buzzoni, Dario Cardini, Roberto Gallino, Roberto Romagnese:
ATM Traffic Management Systems: ASIC Fast Prototyping. 74-80 - Tanja Van Achteren
Transformations of a 3D Image Reconstruction Algorithm for Data Transfer and Storage Optimization. 81-86 - Sébastien Pillement, Lionel Torres, Michel Robert, Gaston Cambon:
Fast Prototyping: A Case Study - The JPEG Compression Algorithm. 87-
Session 6: Special Session: Rapid Prototyping of Embedded Systems with Hard Time Constraints
- Achim Österling, Rolf Ernst:
Process Versions in Rapid Prototyping. 94-99 - Stefan M. Petters, Annette Muth, Thomas Kolloch, Thomas Hopfner, Franz Fischer, Georg Färber:
The REAR Framework for Emulation and Analysis of Embedded Hard Real-Time Systems . 100-107 - Frank-Michael Renner, Jürgen Becker, Manfred Glesner:
Communication Performance Models for Architecture-Precise Prototyping of Real-Time Embedded Systems. 108-113 - Oliver Bringmann, Wolfgang Rosenstiel, Annette Muth, Georg Färber, Frank Slomka, Richard Hofmann:
Mixed Abstraction Level Hardware Synthesis from SDL for Rapid Prototyping. 114-119 - Matthias Dörfel, Frank Slomka, Richard Hofmann:
A Scalable Hardware Library for the Rapid Prototyping of SDL Specifications. 120-
Session 7: Partitioning, Scheduling and Performance Analysis
- Helena Krupnova, Christian Rabedaoro, Gabriele Saucier:
FPGA Partitioning for Rapid Prototyping: A 1 Million Gate Design Case Study. 128-133 - Karam S. Chatha, Ranga Vemuri:
An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW Systems. 134-139 - Alexander Burst, Michael Wolff, Markus Kühl, Klaus D. Müller-Glaser:
Scheduling Strategies and Estimations for Concept-Oriented Rapid Prototyping. 140-145 - Karlheinz Weiß, Thorsten Steckstor, Wolfgang Rosenstiel:
Performance Analysis of a RTOS by Emulation of an Embedded System. 146-
Session 8: Overview and Comparison
- Ray Turner:
System-Level Verification - A Comparison of Approaches. 154-159 - Klaus Harbich, Jörn Stohmann, Erich Barke, Ludwig Schwoerer:
A Case Study: Logic Emulation - Pitfalls and Solutions. 160-
Session 9: Design Methodologies
- Ahmed Hemani, Johnny Öberg, Abhijit K. Deb, Dan Lindqvist, Björn Fjellborg:
System Level Virtual Prototyping of DSP ASICs Using Grammar Based Approach. 166-171 - Jeffrey M. Thompson, Mats Per Erik Heimdahl:
An Integrated Development Environment for Prototyping Safety Critical Systems. 172-177 - Walling R. Cyre, Jeffrey Hess, Andreas Gunawan, Ritesh Sojitra:
A Rapid Modeling Tool for Virtual Prototypes. 178-183 - R. Welge, Christian Müller-Schloer:
Graphical Design of Embedded Control System Software Based on SDL/RealTime with Special Support for Safety Critical Applications. 184-189 - Ansgar Bredenfeld, Jörg Wilberg:
Model Based Multi-Level Prototyping. 190-195 - Chanik Park, JaeWoong Chung, Soonhoi Ha:
Extended Synchronous Dataflow for Efficient DSP System Prototyping. 196-
Session 10: Interface Technologies
- Bernhard Spitzer, Alexander Burst, Michael Wolff, Klaus D. Müller-Glaser:
Interface Technologies for Versatile Rapid-Prototyping Systems. 204-209 - Vikram Pasham, Wilfrido Alejandro Moreno, Fernando J. Falquez:
Field Programmable Multi Chip Modules Using Programmable Laser Interconnects. 210-
Session 11: Re-Engineering Technologies
- Man-tak Shing, Luqi, Valdis Berzins, Michael Saluto, Julian Williams:
Architectural Re-Engineering of Janus Using Object Modeling and Rapid Prototyping. 216-221 - Scott Deno, David L. Landis, Paul T. Hulina, Sanjay Balasubramanian:
A Rapid Prototyping Methodology for Reverse Engineering of Legacy Electronic Systems. 222-
Session 12: FPGA-Based Design
- Joerg Abke, Erich Barke, Jörn Stohmann:
A Universal Module Generator for LUT-Based FPGAs. 230-235 - Russell Tessier:
Incremental Compilation for Logic Emulation. 236-241
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-15 01:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: