default search action

combined dblp search
author search
venue search
publication search

ask others

"An FPGA implementation of chaotic and edge enhanced error diffusion."

Chung-Yen Su, You-Lin Sie (2010)

> Home

Details and statistics

DOI: 10.1109/TCE.2010.5606322

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tce/SuS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tce/SuS10
Chung-Yen Su, You-Lin Sie:
An FPGA implementation of chaotic and edge enhanced error diffusion. IEEE Trans. Consumer Electron. 56(3): 1755-1762 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.