default search action

combined dblp search
author search
venue search
publication search

ask others

"Implementation of an On-Chip Learning Neural Network IC Using Highly ..."

Jong-Moon Choi et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2021.3071872

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/ChoiKWPK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ChoiKWPK21
Jong-Moon Choi, Do-Wan Kwon, Je-Joong Woo, Eun-Je Park, Kee-Won Kwon:
Implementation of an On-Chip Learning Neural Network IC Using Highly Linear Charge Trap Device. IEEE Trans. Circuits Syst. I Regul. Pap. 68(7): 2863-2875 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.