default search action

combined dblp search
author search
venue search
publication search

ask others

"High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event ..."

Myeongjin Kim, Eui-Young Chung, Sungroh Yoon (2009)

> Home

Details and statistics

DOI: 10.1109/TCAD.2009.2020716

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/KimCY09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KimCY09
Myeongjin Kim, Eui-Young Chung, Sungroh Yoon:
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(8): 1274-1278 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.