default search action

combined dblp search
author search
venue search
publication search

ask others

"Architecting the Last-Level Cache for GPUs using STT-RAM Technology."

Mohammad Hossein Samavatian et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2764905

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/SamavatianABS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/SamavatianABS15
Mohammad Hossein Samavatian, Mohammad Arjomand, Ramin Bashizade, Hamid Sarbazi-Azad:
Architecting the Last-Level Cache for GPUs using STT-RAM Technology. ACM Trans. Design Autom. Electr. Syst. 20(4): 55:1-55:24 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.