default search action
"A Variation-Resilient Microprocessor With a Two-Level Timing Error ..."
Cheng-Yao Hong, Tsung-Te Liu (2020)
- Cheng-Yao Hong, Tsung-Te Liu:
A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. IEEE J. Solid State Circuits 55(8): 2285-2294 (2020)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.