default search action

combined dblp search
author search
venue search
publication search

ask others

"CMOS interconnect modelling for timing analysis."

Rainer Kress et al. (1993)

> Home

Details and statistics

DOI: 10.1016/0165-6074(93)90004-5

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/KressMHD93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/KressMHD93
Rainer Kress, Elmar U. K. Melcher, Reiner W. Hartenstein, Michel Dana:
CMOS interconnect modelling for timing analysis. Microprocess. Microprogramming 37(1-5): 7-10 (1993)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.