default search action

combined dblp search
author search
venue search
publication search

ask others

"Delay Analysis and Design Optimization for Low-Swing RC-Limited Global ..."

Jianfei Jiang et al. (2016)

> Home

Details and statistics

DOI: 10.1142/S0218126616501218

access: closed

type: Journal Article

metadata version: 2022-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/JiangMSWH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/JiangMSWH16
Jianfei Jiang, Zhigang Mao, Weiguang Sheng, Qin Wang, Weifeng He:
Delay Analysis and Design Optimization for Low-Swing RC-Limited Global Interconnects. J. Circuits Syst. Comput. 25(10): 1650121:1-1650121:31 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.