%-Duty-Cycle Quadrature-Clock Generator for Ultra-Low-Power Clock Distribution in High-Speed DRAM Interfaces.">%-Duty-Cycle Quadrature-Clock Generator for Ultra-Low-Power Clock Distribution in High-Speed DRAM Interfaces., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">
[go: up one dir, main page]

"A 900µW, 1-4GHz Input-Jitter-Filtering Digital-PLL-Based ..."

Yuhwan Shin et al. (2023)

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067283

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05