default search action

combined dblp search
author search
venue search
publication search

ask others

"26.3 Reconfigurable clock networks for random skew mitigation from ..."

Longyang Lin, Saurabh Jain, Massimo Alioto (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870450

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LinJA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LinJA17
Longyang Lin, Saurabh Jain, Massimo Alioto:
26.3 Reconfigurable clock networks for random skew mitigation from subthreshold to nominal voltage. ISSCC 2017: 440-441

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.