[go: up one dir, main page]

"Tackling voltage emergencies in NoC through timing error resilience."

Rajesh Jayashankara Shridevi et al. (2015)

Details and statistics

DOI: 10.1109/ISLPED.2015.7273498

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02