default search action

combined dblp search
author search
venue search
publication search

ask others

"An Efficient Architecture Design of High-Speed Dual-Modulus Prescaler for ..."

Devavarshini Arulnambi et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICCE-TAIWAN58799.2023.10226623

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/ArulnambiSKW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/ArulnambiSKW23
Devavarshini Arulnambi, Khutiza Afrose Syed, Yue-Fang Kuo, Po-Hsien Wu:
An Efficient Architecture Design of High-Speed Dual-Modulus Prescaler for Frequency Synthesizers. ICCE-Taiwan 2023: 633-634

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.