default search action

combined dblp search
author search
venue search
publication search

ask others

"A highly-parallel single-chip DSP architecture for video signal processing."

Hironori Yamauchi et al. (1991)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1991.150596

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/YamauchiTMS91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/YamauchiTMS91
Hironori Yamauchi, Yutaka Tashiro, Toshihiro Minami, Yutaka Suzuki:
A highly-parallel single-chip DSP architecture for video signal processing. ICASSP 1991: 1197-1200

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.