default search action

combined dblp search
author search
venue search
publication search

ask others

"High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based ..."

Riad Stefo et al. (2003)

> Home

Details and statistics

DOI: 10.1109/FPT.2003.1275728

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/StefoSSS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/StefoSSS03
Riad Stefo, Jörg Schreiter, Jens-Uwe Schluessler, René Schüffny:
High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based applications. FPT 2003: 28-34

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.