default search action

combined dblp search
author search
venue search
publication search

ask others

"Suppressing Spurious Dynamism of Dataflow Circuits via Latency and ..."

Jiahui Xu, Lana Josipovic (2024)

> Home

Details and statistics

DOI: 10.1145/3626202.3637570

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/XuJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/XuJ24
Jiahui Xu, Lana Josipovic:
Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. FPGA 2024: 188-198

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.