default search action

combined dblp search
author search
venue search
publication search

ask others

"A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol ..."

Jayesh Wadekar et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSID.2016.90

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/WadekarCMN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/WadekarCMN16
Jayesh Wadekar, Biman Chattopadhyay, Ravi Mehta, Gopalkrishna Nayak:
A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS. VLSID 2016: 236-239

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.