default search action
IEEE Embedded Systems Letters, Volume 15
Volume 15, Number 1, March 2023
- Roberta Avanzato
, Francesco Beritelli
Enhancing Perceptual Experience of Video Quality in Drone Communications by Using VPN Bonding. 1-4 - Safiullah Khan
Area-Optimized Constant-Time Hardware Implementation for Polynomial Multiplication. 5-8 - Soma Niloy Ghosh
Enhanced Multicore Performance Using Novel Thread-Aware Cache Coherence and Prefetch-Control Mechanism. 9-12 - Tao Liu, Zhen Hong
A Traceability Localization Method of Acoustic Attack Source for MEMS Gyroscope. 13-16 - Rituparna Choudhury
FPGA Implementation of Batch-Mode Depth-Pipelined Two Means Decision Tree. 17-20 - Alex Hanneman
Novel Low Memory Footprint DNN Models for Edge Classification of Surgeons' Postures. 21-24 - Erich Malan
Communication-Efficient Federated Learning With Gradual Layer Freezing. 25-28 - Paul R. Genssler
Brain-Inspired Hyperdimensional Computing: How Thermal-Friendly for Edge Computing? 29-32 - Ayoub Sadeghi
High Efficient GDI-CNTFET-Based Approximate Full Adder for Next Generation of Computer Architectures. 33-36 - Ruixuan Wang, Dongning Ma
EnHDC: Ensemble Learning for Brain-Inspired Hyperdimensional Computing. 37-40 - Chengbo Zhang
An Efficient Self-Healing Architecture for Improving the RAS Characteristics of RISC-V Server and Its Quantitative Evaluation Method. 41-44 - Arijit Nath
CADEN: Compression-Assisted Adaptive Encoding to Improve Lifetime of Encrypted Nonvolatile Main Memories. 45-48 - Abhinandan Panda
A Novel Mapping of ECG and PPG to Ensure the Safety of Health Monitoring Applications. 49-52
Volume 15, Number 2, June 2023
- Roberto Molina-Robles
An Energy Consumption Benchmark for a Low-Power RISC-V Core Aimed at Implantable Medical Devices. 57-60 - Ricardo Álvarez-González, Edgar R. González-Campos
Three-Stage Power Supply System Model for a Wearable IoT Device for COVID-19 Patients. 61-64 - Rafael B. Oliva
Hardware and Firmware Design and Implementation of Twin 8-Bit and 32-Bit Microcontroller Boards for Research and Educational Applications. 65-68 - Rosa M. Woo-García
Location Monitoring System for Sailboats by GPS Using GSM/GPRS Technology. 69-72 - Carlos Andres Lara-Nino, Arturo Diaz-Perez, Miguel Morales-Sandoval
Hardware Acceleration of SIKE on Low-End FPGAs. 73-76 - Brenda Mariana Hernández-Morales
Codesign for Generation of Large Random Sequences on Zynq FPGA. 77-80 - Christian Correa
Design and Implementation of an Embedded Edge-Processing Water Quality Monitoring System for Underground Waters. 81-84 - Federico G. Zacchigna
Methodology for CNN Implementation in FPGA-Based Embedded Systems. 85-88 - Victoria Campiotti, Nicolás Finozzi
Wearable Device to Monitor Sheep Behavior. 89-92 - Felipe Viel
Payload-XL: A Platform for the In-Orbit Validation of the BRAVE FPGA. 93-96 - Miguel Gutiérrez Gaitán
Multigateway Designation for Real-Time TSCH Networks Using Spectral Clustering and Centrality. 97-100 - Boris Vidal
Monitoring Software Execution Flow Through Power Consumption and Dynamic Time Warping. 101-104 - Alain Sebastian Martinez, Erik Hernandez-Rodríguez, Luis Hernández Santana, Olivier Schalm, Rosa Amalia González-Rivero
Design of a Low-Cost System for the Measurement of Variables Associated With Air Quality. 105-108 - Lucas A. Rabioglio
Middleton's Class A Noise Parameter Estimator. 109-112 - Lucas Leiva
FPGA-Based Accelerator for AI-Toolbox Reinforcement Learning Library. 113-116 - Carlo Dell'Aquila
Embedded System for the Simultaneous Study of SAHS and Cardiac Arrhythmia. 53-56
Volume 15, Number 3, September 2023
- Uppugunduru Anil Kumar
CAAM: Compressor-Based Adaptive Approximate Multiplier for Neural Network Applications. 117-120 - Wei-Wen Hu
New Paradigm for Contactless Vital Sign Sensing Using UWB Radar and Hybrid Optical Wireless Communications. 121-124 - Mehdi Safarpour
LoFFT: Low-Voltage FFT Using Lightweight Fault Detection for Energy Efficiency. 125-128 - Lanfei Wang
Regularized Differentiable Architecture Search. 129-132 - Vineet Jaiswal
A Novel Approach to Design Multiplexer Using Magnetic Quantum-Dot Cellular Automata. 133-136 - Francesco Pistolesi
Are You Sitting With Good Posture? Tracking the Position of the Legs via 2-D LiDAR. 137-140 - Nivedita Shrivastava
Toward an Optimal Countermeasure for Cache Side-Channel Attacks. 141-144 - Van-Phuc Hoang
Efficient Nonprofiled Side-Channel Attack Using Multi-Output Classification Neural Network. 145-148 - Stefania Perri
Design of Leading Zero Counters on FPGAs. 149-152 - Anisha Natarajan
Device-Free Human Motion Detection Using Single Link WiFi Channel Measurements for Building Energy Management. 153-156 - Daniel Suárez
Accelerating the Verification of Forward Error Correction Decoders by PCIe FPGA Cards. 157-160 - Song Cheng, Hailong Zhang, Xiaobo Hu, Shunxian Gao
Efficient Exploitation of Noise Leakage for Template Attack. 161-164 - Santiago Germino
An XSLT-Based Proposal to Ease Embedded Critical Systems Tools Implementation, Verification, Validation, Testing, and Certification Efforts. 165-168
Volume 15, Number 4, December 2023
- Preeti Ranjan Panda
Editorial. 169 - Yuankang Zhao
NvMISC: Toward an FPGA-Based Emulation Platform for RISC-V and Nonvolatile Memories. 170-173 - Hassan Nassar
Effects of Runtime Reconfiguration on PUFs Implemented as FPGA-Based Accelerators. 174-177 - Caio Batista de Melo
LOCoCAT: Low-Overhead Classification of CAN Bus Attack Types. 178-181 - Dejian Li
Vector-Based Dedicated Processor Architecture for Efficient Tracking in VSLAM Systems. 182-185 - Nikolay Penkov
Differentiable Slimming for Memory-Efficient Transformers. 186-189 - Sercan Aygun
Hardware-Software Co-Optimization of Long-Latency Stochastic Computing. 190-193 - Yuhao Liu
High-Flexibility Designs of Quantized Runtime Reconfigurable Multi-Precision Multipliers. 194-197 - Bo Zhang
External Timed I/O Semantics Preserving Utilization Optimization for LET-Based Effect Chain. 198-201 - Meruyert Karzhaubayeva
CNN Workloads Characterization and Integrated CPU-GPU DVFS Governors on Embedded Systems. 202-205 - Jisu Kwon
Efficient Partial Weight Update Techniques for Lightweight On-Device Learning on Tiny Flash-Embedded MCUs. 206-209 - Mehran Shoushtari Moghadam
No-Multiplication Deterministic Hyperdimensional Encoding for Resource-Constrained Devices. 210-213 - Filippo Muzzini
Optimized Local Path Planner Implementation for GPU-Accelerated Embedded Systems. 214-217 - Anandpreet Kaur
Flipping Bits Like a Pro: Precise Rowhammering on Embedded Devices. 218-221 - Hamidreza Alikhani
DynaFuse: Dynamic Fusion for Resource Efficient Multimodal Machine Learning Inference. 222-225 - Qichao Tao, Tingting Zhang
An Approximate Parallel Annealing Ising Machine for Solving Traveling Salesman Problems. 226-229 - Simranjeet Singh
Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style. 230-233 - Lokesh Siddhu
Swift-CNN: Leveraging PCM Memory's Fast Write Mode to Accelerate CNNs. 234-237 - Sushree Sila P. Goswami
FPGA Implementation of Modified SNOW 3G Stream Ciphers Using Fast and Resource Efficient Substitution Box. 238-241
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-18 18:18 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: