index - Equipe Secure and Safe Hardware
[go: up one dir, main page]

 

Dernières publications

Mots clés

Hardware SCA Protocols Information leakage Magnetic tunneling Convolution MRAM Sensors Masking countermeasure STT-MRAM Differential power analysis DPA Authentication RSA Random access memory 3G mobile communication Reverse-engineering Application-specific VLSI designs Signal processing algorithms Temperature sensors Dynamic range Switches Memory Controller Electromagnetic Randomness PUF Robustness Estimation CPA Filtering Costs Loop PUF Field programmable gate arrays EMFI ASIC Side-channel analysis Routing Power demand Side-Channel Attacks FPGA GSM Defect modeling Elliptic curve cryptography Energy consumption Training Countermeasure Circuit faults Side-channel attack Security Process variation Side-Channel Analysis AES Receivers Resistance Side-Channel Analysis SCA Simulation TRNG Differential Power Analysis DPA Transistors Logic gates Reverse engineering Field Programmable Gates Array FPGA Reliability Writing Voltage Cryptography Embedded systems Neural networks Linearity Fault injection Side-channel attacks Fault attacks Hardware security Confusion coefficient Mutual Information Analysis MIA Lightweight cryptography Fault injection attack Coq Intrusion detection Power-constant logic Internet of Things Aging FDSOI Countermeasures Dual-rail with Precharge Logic DPL Security services Masking SoC Image processing Asynchronous Computational modeling Side-channel attacks SCA DRAM Formal methods Magnetic tunnel junction Formal proof Security and privacy Gem5 Machine learning OCaml CRT

 

Documents avec texte intégral

217

Références bibliographiques

435

Open access

41 %

Collaborations