[go: up one dir, main page]

Skip to content

Issues: intel/llvm

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

[SYCL] Support for cross-compilation? enhancement New feature or request help wanted We don't have ability to look into this at the moment, but contributions are welcome
#5 opened Jan 24, 2019 by kpet
[SYCL] OpenCL/SPIR built-ins upstream This change is related to upstreaming SYCL support to llorg.
#44 opened Mar 9, 2019 by agozillon
Plan to upstream SYCL to LLVM project. upstream This change is related to upstreaming SYCL support to llorg.
#49 opened Mar 27, 2019 by bader
6 tasks
How to make SYCL easily extensible without changing Clang upstream This change is related to upstreaming SYCL support to llorg.
#55 opened Mar 30, 2019 by keryell
[SYCL] How OpenCL device mode is being reused for SYCL upstream This change is related to upstreaming SYCL support to llorg.
#59 opened Apr 3, 2019 by AnastasiaStulova
[SYCL] [SPEC] USM Feedback confirmed spec extension All issues/PRs related to extensions specifications
#119 opened Apr 30, 2019 by Ruyk
[SYCL] The source code of the project should be commented enhancement New feature or request help wanted We don't have ability to look into this at the moment, but contributions are welcome
#189 opened Jun 4, 2019 by keryell
Compilation of the toolchain with dynamic libraries bug Something isn't working help wanted We don't have ability to look into this at the moment, but contributions are welcome
#342 opened Jul 18, 2019 by keryell
Suggested improvements for pipes extension confirmed enhancement New feature or request spec extension All issues/PRs related to extensions specifications
#832 opened Nov 13, 2019 by mkinsner
[Upstream] Fix errors about unsupported sampler/image type upstream This change is related to upstreaming SYCL support to llorg.
Verifying the functional correctness of SYCL programs enhancement New feature or request help wanted We don't have ability to look into this at the moment, but contributions are welcome
#1099 opened Feb 5, 2020 by jon-chuang
Document the -fintelfpga flag ? Documentation Missing documentation for the code, compiler or runtime features, etc.
#1190 opened Feb 26, 2020 by fwyzard
Upstream SPIR-V built-ins declarations upstream This change is related to upstreaming SYCL support to llorg.
Unintended different behavior between SYCL and OpenCL attributes upstream This change is related to upstreaming SYCL support to llorg.
#1596 opened Apr 27, 2020 by rolandschulz
[Experimental CPU Runtime] Request for open sourcing the CPU RT OCL CPU Experimental RT Issues in Experimental Intel(R) CPU Runtime for OpenCL(TM) Applications with SYCL support upstream This change is related to upstreaming SYCL support to llorg.
#1720 opened May 19, 2020 by michaelphamct
Support CUDA backend on DPC++ daily builds.. cuda CUDA back-end Documentation Missing documentation for the code, compiler or runtime features, etc. infrastructure
#1766 opened May 28, 2020 by oscarbg
ProTip! Adding no:label will show everything without a label.