View source for Template:Features of AMD Processors with 3D Graphics

← Template:Features of AMD Processors with 3D Graphics

You do not have permission to edit this page, for the following reason:

This IP address range has been globally blocked.
This does not affect your ability to read Wikipedia pages.

Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

This block affects editing on all Wikimedia wikis.

The IP address or range 62.210.0.0/16 has been globally blocked by ‪Hasley‬ for the following reason(s):

Open proxy/Webhost: See the help page if you are affected:

This block will expire on 16:21, 18 December 2025. Your current IP address is 62.210.136.28.

Even while globally blocked, you will usually still be able to edit pages on Meta-Wiki.

If you believe you were blocked by mistake, you can find additional information and instructions in the No open proxies global policy. Otherwise, to discuss the block please post a request for review on Meta-Wiki. You could also send an email to the stewards VRT queue at stewards@wikimedia.org including all above details.

Other useful links: Global blocks · Help:I have been blocked

You can view and copy the source of this page:

The following table shows features of [[AMD]]'s processors with 3D graphics, including {{When pagename is
| List of AMD processors with 3D graphics = [[AMD APU|APU]]s.
| other = [[AMD APU|APU]]s (see also: [[List of AMD processors with 3D graphics]]).}}
{{navbar-table|Features of AMD Processors with 3D Graphics}}
{| class="wikitable" style="font-size: 85%; text-align: center"
! {{rh}} colspan=3 | Platform
! colspan=14 | High, standard and low power
! colspan=9 | Low and ultra-low power
|-
! rowspan=11 {{rh}} class="table-rh" | Codename || {{rh}} rowspan=2 | Server
! {{rh}} | Basic 
! colspan=5 | 
! [[List_of_AMD_accelerated_processing_units#Opteron_X3000-series_"Toronto"_(2017)|Toronto]]
! colspan=8 |
! colspan=9 | 
|-
! {{rh}} | Micro
! colspan=14 |
! 
! [[List of AMD accelerated processing units#Opteron X2100-series "Kyoto" (2013)|Kyoto]]
! colspan=7 |
|-
! {{rh}} rowspan=4 |Desktop
! {{rh}} class="table-rh" | Performance
! colspan=12 |
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Raphael"_(2022)|Raphael]]
! rowspan="3" |[[List_of_AMD_accelerated_processing_units#"Phoenix"_(2023)|Phoenix]]
! colspan=9 rowspan=3 |
|-
! {{rh}} class="table-rh" | Mainstream
! rowspan=2 | [[List_of_AMD_accelerated_processing_unit_microprocessors#Lynx:_"Llano"_(2011)|Llano]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#Virgo:_"Trinity"_(2012)|Trinity]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Richland"_(2013)|Richland]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_unit_microprocessors#"Kaveri"_(2014)|Kaveri]]
! rowspan=2 | [[Steamroller (microarchitecture)|Kaveri Refresh (Godavari)]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Carrizo"_(2016)|Carrizo]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_unit_microprocessors#"Bristol_Ridge"_(2016)|Bristol Ridge]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Raven_Ridge"_(2018)|Raven Ridge]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Picasso"_(2019)|Picasso]]

! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Renoir"_(2020)|Renoir]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Cezanne"_(2021)|Cezanne]]

!

|-
! {{rh}} | Entry
! colspan="2" |
|-
! {{rh}} | Basic
! colspan=14 |
! 
! [[List_of_AMD_accelerated_processing_units#"Kabini"_(2013,_SoC)|Kabini]]
! colspan=3 |
! [[List_of_AMD_accelerated_processing_units#"Dalí"_(2020)|Dalí]]
! colspan=3 |
|-
! {{rh}} rowspan=4 | Mobile || {{rh}} | Performance
! colspan=9 |
! [[List_of_AMD_accelerated_processing_units#H|Renoir]]
! [[List_of_AMD_accelerated_processing_units#H_2|Cezanne]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Rembrandt"_(2022)|Rembrandt]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Dragon_Range"_(2023)|Dragon Range]]

!
! rowspan=2 colspan=9 | 
|-
! {{rh}} | Mainstream
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#Sabine:_"Llano"_(2011)|Llano]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#Comal:_"Trinity"_(2012)|Trinity]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Richland"_(2013)_2|Richland]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Kaveri"_(2014)_2|Kaveri]]
! rowspan=2 | 
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Carrizo"_(2015)|Carrizo]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Bristol_Ridge"_(2016)_2|Bristol Ridge]]
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Raven_Ridge"_(2017)|Raven Ridge]]
! [[List_of_AMD_accelerated_processing_units#"Picasso"_(2019)_2|Picasso]]
! [[List_of_AMD_accelerated_processing_units#U|Renoir]]<br>[[List_of_AMD_accelerated_processing_units#"Lucienne"_(2021)|Lucienne]]
![[List_of_AMD_accelerated_processing_units#U_2|Cezanne]]<br>[[List_of_AMD_accelerated_processing_units#"Barceló"_(2022)|Barceló]]
![[List_of_AMD_accelerated_processing_units#"Phoenix"_(2023)|Phoenix]]
|-
! {{rh}} | Entry
! colspan=6 |
! colspan=5 |
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Dalí"_(2020)|Dalí]]
! colspan=2 |
! rowspan=2 | [[List_of_AMD_accelerated_processing_units#"Mendocino"_(2022)|Mendocino]]
|-
! {{rh}} | Basic
! colspan=14 |
! [[List_of_AMD_accelerated_processing_units#Brazos:_"Desna",_"Ontario",_"Zacate"_(2011)|Desna, Ontario, Zacate]]
! [[List_of_AMD_accelerated_processing_units#"Kabini",_"Temash"_(2013)|Kabini, Temash]]
! [[List_of_AMD_accelerated_processing_units#"Beema",_"Mullins"_(2014)|Beema, Mullins]]
! [[List_of_AMD_accelerated_processing_units#"Carrizo-L"_(2015)|Carrizo-L]]
! [[List_of_AMD_accelerated_processing_unit_microprocessors#"Stoney_Ridge"_(2016)|Stoney Ridge]]
! [[List_of_AMD_accelerated_processing_units#"Pollock"_(2020)|Pollock]]
!
|-
! {{rh}} colspan=2 | Embedded
!
! [[List_of_AMD_accelerated_processing_units#Comal:_"Trinity"_(2012)_2|Trinity]]
! 
! [[List_of_AMD_accelerated_processing_units#"Bald_Eagle"_(2014)|Bald Eagle]]
!
! [[List_of_AMD_accelerated_processing_units#"Merlin_Falcon"_(2015%2C_SoC)|Merlin Falcon]],<br>[[List_of_AMD_accelerated_processing_units#I-Family:_"Brown_Falcon"_(2016,_SoC)|Brown Falcon]]
! 
! [[List_of_AMD_accelerated_processing_units#V1000-Family:_"Great_Horned_Owl"_(2018,_SoC)|Great Horned Owl]]
! 
! [[List_of_AMD_accelerated_processing_units#V2000-Family:_"Grey_Hawk"_(2020,_SoC)|Grey Hawk]]
! colspan=4 |
! [[List_of_AMD_accelerated_processing_units#Brazos:_"Ontario"_and_"Zacate"_(2011)|Ontario, Zacate]]
! [[List_of_AMD_accelerated_processing_units#"Kabini"_(2013,_SoC)_2|Kabini]]
! [[List_of_AMD_accelerated_processing_units#"Steppe_Eagle"_(2014,_SoC)|Steppe Eagle]], [[List_of_AMD_accelerated_processing_units#"Crowned_Eagle"_(2014,_SoC)|Crowned Eagle]],<br> [[List_of_AMD_accelerated_processing_units#LX-Family_(2016,_SoC)|LX-Family]]
! 
! [[List_of_AMD_accelerated_processing_units#J-Family:_"Prairie_Falcon"_(2016,_SoC)|Prairie Falcon]]
! [[List_of_AMD_accelerated_processing_units#R1000-Family:_"Banded_Kestrel"_(2019,_SoC)|Banded Kestrel]]
!
! [[List_of_AMD_accelerated_processing_units#R2000-Family:_"River Hawk"_(2022,_SoC)|River Hawk]]
!
|-
| {{rh}} colspan=3 | Released || Aug 2011 || Oct 2012 || Jun 2013 || Jan 2014 
| 2015 || Jun 2015 || Jun 2016 || Oct 2017 || Jan 2019 || Mar 2020 
| Jan 2021 || Jan 2022 || Sep 2022 || Jan 2023 || Jan 2011 || May 2013 || Apr 2014 || May 2015 || Feb 2016 || Apr 2019 || Jul 2020 || Jun 2022 || Nov 2022
|-
| {{rh}} colspan=3 | CPU [[microarchitecture]]
| [[AMD 10h|K10]]
| colspan=2 | [[Piledriver (microarchitecture)|Piledriver]]
| colspan=2 | [[Steamroller (microarchitecture)|Steamroller]]
| [[Excavator (microarchitecture)|Excavator]]
| "[[Excavator (microarchitecture)|Excavator+]]"<ref>{{cite news |url=https://www.anandtech.com/show/10362/amd-7th-generation-apu-bristol-ridge-stoney-ridge-for-notebooks |title=AMD Announces the 7th Generation APU: Excavator mk2 in Bristol Ridge and Stoney Ridge for Notebooks |date=31 May 2016 |access-date=3 January 2020}}</ref>
| [[Zen (first generation)|Zen]]
| [[Zen+]]
| [[Zen 2]]
| [[Zen 3]]
| [[Zen 3+]]
| colspan=2 | [[Zen 4]]
| [[Bobcat (microarchitecture)|Bobcat]]
| [[Jaguar (microarchitecture)|Jaguar]]
| [[Puma (microarchitecture)|Puma]]
| [[Puma (microarchitecture)#Puma+|Puma+]]<ref>{{cite press release |url=https://www.amd.com/en-us/press-releases/Pages/amd-mobile-carrizo-2014nov20.aspx |title=AMD Mobile "Carrizo" Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015 |date=20 November 2014 |access-date=16 February 2015}}</ref>
| "[[Excavator (microarchitecture)|Excavator+]]"
| colspan=2 | [[Zen (first generation)|Zen]]
| [[Zen+]]
| "[[Zen 2|Zen 2+]]"
|-
| {{rh}} colspan=3 | [[Instruction set architecture|ISA]] || [[x86-64]] v1 || colspan=4 | [[x86-64]] v2 || colspan=7 | [[x86-64]] v3 || colspan=2 | [[x86-64]] v4 || [[x86-64]] v1 || colspan=3 | [[x86-64]] v2 || colspan=5 | [[x86-64]] v3
|-style="border-top:0.2em solid grey"
| {{rh}} rowspan=5 | [[Template:AMD CPU sockets|Socket]]
| {{rh}} rowspan=4 | Desktop
| {{rh}} | Performance
| colspan=12 {{n/a}}
| rowspan=2 | [[Socket AM5|AM5]]
| {{n/a}}
| rowspan=3 colspan=9 {{n/a}}
|-
| {{rh}} | Mainstream
| colspan=5 {{n/a}}
| colspan=6 | [[Socket AM4|AM4]]
| {{n/a}}
! {{n/a}}
|-
| {{rh}} | Entry
| [[Socket FM1|FM1]]
| colspan=2 | [[Socket FM2|FM2]]
| colspan=2 | [[Socket FM2+|FM2+]]
| [[Socket FM2+|FM2+]]{{efn|For FM2+ Excavator models: A8-7680, A6-7480 & Athlon X4 845.|name=|group=}}, [[Socket AM4|AM4]]
| colspan=5 | [[Socket AM4|AM4]]
| colspan=3 {{n/a}}
|-
| {{rh}} | Basic
| colspan=14 {{n/a}}
| {{n/a}}
| [[Socket AM1|AM1]]
| colspan=3 {{n/a}}
| [[Socket FP5|FP5]]
| colspan=3 {{n/a}}
|-
| {{rh}} colspan=2 | Other
| [[Socket FS1|FS1]]
| colspan=2 | [[Socket FS1r2|FS1+]], [[Socket FP2|FP2]]
| colspan=2 | [[Socket FP3|FP3]]
| colspan=2 | [[Socket FP4|FP4]]
| colspan=2 | [[Socket FP5|FP5]]
| colspan=2 | [[Socket FP6|FP6]]
| [[Socket FP7|FP7]]
| FL1
| FP7 <br> FP7r2 <br> FP8
| {{dunno}}
| [[Socket FT1|FT1]]
| [[Socket FT3|FT3]]
| colspan=2 | [[Socket FT3b|FT3b]]
| [[Socket FP4|FP4]]
| [[Socket FP5|FP5]]
| [[Socket FT5|FT5]]
| [[Socket FP5|FP5]]
| [[Socket FT6|FT6]]
|-
| {{rh}} colspan=3 | [[PCI Express]] version
| colspan=3 | 2.0
| colspan=8 | 3.0
| 4.0
| 5.0
| 4.0
| colspan=4 | 2.0
| colspan=5 | 3.0
|-
| {{rh}} colspan=3 | [[Compute Express Link|CXL]] || colspan=14 {{n/a}} 
| colspan=9 {{n/a}}
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | [[Semiconductor device fabrication|Fab.]] ([[Nanometre|nm]])
| colspan=3 | [[GlobalFoundries|GF]] [[32 nm process|32SHP]]<br>([[HKMG]] [[Silicon on insulator|SOI]])
| colspan=4 | GF [[32 nm process|28SHP]]<br>(HKMG bulk)
| GF [[14 nm process|14LPP]]<br>([[FinFET]] bulk)
| GF [[14 nm process|12LP]]<br>(FinFET bulk)
| colspan=2 | [[TSMC]] [[7 nm process|N7]]<br>(FinFET bulk)
| TSMC [[7 nm process|N6]]<br> (FinFET bulk)
| {{nowrap|CCD: TSMC [[5 nm process|N5]]<br> (FinFET bulk)}}<br>{{nowrap|cIOD: TSMC [[7 nm process|N6]]<br>(FinFET bulk)}}
| TSMC [[5 nm process|4nm]]<br> (FinFET bulk)
| TSMC [[45 nm process|N40]]<br>(bulk)
| TSMC [[32 nm process|N28]]<br>(HKMG bulk)
| colspan=3 | GF 28SHP<br>(HKMG bulk) 
| colspan=2 | GF [[14 nm process|14LPP]]<br>([[FinFET]] bulk)
| GF [[14 nm process|12LP]]<br>(FinFET bulk)
| TSMC [[7 nm process|N6]]<br> (FinFET bulk)
|-
| {{rh}} colspan=3 | [[Die (integrated circuit)|Die]] area (mm<sup>2</sup>) || 228 || colspan=2 | 246 || colspan=2 | 245 || 245 || 250 || colspan=2 | 210<ref>{{cite web|title=The Mobile CPU Comparison Guide Rev. 13.0 Page 5 : AMD Mobile CPU Full List|url=https://www.techarp.com/guides/mobile-cpu-comparison-guide/5/ |access-date=13 December 2017|publisher=TechARP.com}}</ref> || 156 
| 180 || 210 || CCD: (2x) 70<br>cIOD: 122
| 178|| 75 {{nowrap|(+ 28 [[List of AMD chipsets#Fusion controller hubs (FCH)|FCH]])}} || colspan=2 | 107 || {{dunno}} || 125 || 149 || || ||~100
|-
| {{rh}} colspan=3 | Min [[Thermal Design Power|TDP]] (W) || 35 || colspan=4 | 17 || colspan=4 | 12 || colspan=2 | 10 || 15 || 65 || 35 || 4.5 || 4 || 3.95 || 10 || colspan=3 | 6 || 12 || 8
|-
| {{rh}} colspan=3 | Max APU [[Thermal Design Power|TDP]] (W) || colspan=3 | 100 || colspan=2 | 95 || colspan=6 | 65 || 45 || 170 || 54 || 18 || colspan=5 | 25 || 6 || 54 || 15
|-
| {{rh}} colspan=3 | Max stock APU base clock (GHz) || 3 || 3.8 || 4.1 || colspan=2 | 4.1 || 3.7 || 3.8 || 3.6 || 3.7 || 3.8 || 4.0 || 3.3 || 4.7 || 4.3 || 1.75 || 2.2 || 2 || 2.2 || 3.2 || 2.6 || 1.2 || 3.35 || 2.8
|-
| {{rh}} colspan=3 | Max APUs per node{{efn|name=nodedef|A PC would be one node.}} || colspan=14 | 1 || colspan=9 | 1
|-
| {{rh}} colspan=3 | Max core dies per CPU || colspan=12 | 1 || 2 || 1 || colspan=9 | 1
|-
| {{rh}} colspan=3 | Max CCX per core die || colspan=9 | 1 || 2 || colspan=4 | 1 || colspan=9 | 1
|-
| {{rh}} colspan=3 | Max cores per CCX || colspan=10 | 4 || colspan=4 | 8 || 2 || colspan=3 | 4 || colspan=3 | 2 || colspan=2 | 4
|-
| {{rh}} colspan=3 | Max [[Central processing unit|CPU]]{{efn|name=apudef|An APU combines a CPU and a GPU. Both have cores.}} [[Multi-core processor|cores]] per APU || colspan=9 | 4 || colspan=3 | 8 || 16 || 8 || 2 || colspan=3 | 4 || colspan=3 | 2 || colspan=2 | 4
|-
| {{rh}} colspan=3 | Max [[thread (computing)|threads]] per CPU core || colspan=7 | 1 || colspan=7 | 2 || colspan=5 | 1 || colspan=4 | 2
|-
| {{rh}} colspan=3 | Integer pipeline structure || 3+3 || colspan=6 | 2+2 || colspan=2 | 4+2 || 4+2+1 || colspan=4 | 1+3+3+1+2 || colspan=4 | 1+1+1+1 || 2+2 || colspan=3 | 4+2 || 4+2+1
|-
| {{rh}} colspan=3 | i386, i486, i586, CMOV, NOPL, i686, [[Physical_Address_Extension|PAE]], [[NX bit]], CMPXCHG16B, [[AMD-V]], [[Second_Level_Address_Translation#RVI|RVI]], [[Bit_Manipulation_Instruction_Sets#ABM_(Advanced_Bit_Manipulation)|ABM]], and 64-bit LAHF/SAHF || colspan=14 {{ya}} 
| colspan=9 {{ya}}
|-
| {{rh}} colspan=3 | [[IOMMU]]{{efn|name=iommubios|Requires firmware support.}} || rowspan=2 {{n/a}} || colspan=13 | v2 || colspan=2 | v1 || colspan=7 | v2
|-
| {{rh}} colspan=3 | [[Bit_Manipulation_Instruction_Sets#BMI1_(Bit_Manipulation_Instruction_Set_1)|BMI1]], [[AES_instruction_set|AES-NI]], [[CLMUL]], and [[F16C]] 
| colspan=13 {{ya}} || rowspan=2 {{n/a}} || colspan=9 rowspan=2 {{ya}}
|-
| {{rh}} colspan=3 | MOVBE || colspan=5 rowspan=2 {{n/a}} || rowspan=2 colspan=9 {{ya}} 
|-
| {{rh}} colspan=3 | [[X86_virtualization#Interrupt_virtualization_(AMD_AVIC_and_Intel_APICv)|AVIC]], [[Bit_Manipulation_Instruction_Sets#BMI2_(Bit_Manipulation_Instruction_Set_2))|BMI2]], [[RDRAND]], and MWAITX/MONITORX
| colspan=4 {{n/a}} || colspan=5 {{ya}}
|-
| {{rh}} colspan=3 | [[AMD SME|SME]]{{efn|name=firmware|Requires firmware support.}}, [[TSME]]{{efn|name=firmware|Requires firmware support.}}, [[Intel_ADX|ADX]], [[Intel_SHA_extensions|SHA]], [[RDSEED]], [[Supervisor_Mode_Access_Prevention|SMAP]], [[Control_register#SMEP|SMEP]], XSAVEC, XSAVES, XRSTORS, CLFLUSHOPT, CLZERO, and PTE Coalescing || colspan=7 {{n/a}} || colspan=7 {{ya}}
| colspan=5 {{n/a}} || colspan=4 {{ya}}
|-
| {{rh}} colspan=3 | [[Second_Level_Address_Translation#Mode_Based_Execution_Control|GMET]], WBNOINVD, CLWB, QOS, PQE-BW, RDPID, RDPRU, and MCOMMIT || colspan=9 {{n/a}} || colspan=5 {{ya}}
| colspan=8 {{n/a}} || {{ya}}
|-
| {{rh}} colspan=3 | [[Memory_protection#Protection_keys|MPK]], {{nowrap|[[VAES]]}} || colspan=10 {{n/a}} || colspan=4 {{ya}} 
| colspan=9 {{n/a}}
|-
| {{rh}} colspan=3 | [[Software Guard Extensions|SGX]] || colspan=14 {{n/a}} || colspan=9 {{n/a}}
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | [[Floating-point unit|FPUs]] per [[Multi-core processor|core]] || 1 || colspan=6 | 0.5 || colspan=7 | 1 || colspan=4 | 1 || 0.5 || colspan=4 | 1 
|-
| {{rh}} colspan=3 | Pipes per FPU || colspan=14 | 2 || colspan=9 | 2
|-
| {{rh}} colspan=3 | FPU pipe width || colspan=9 | 128-bit || colspan=5 | 256-bit || 80-bit || colspan=7 | 128-bit || 256-bit
|-
| {{rh}} colspan=3 | CPU [[instruction set]] [[Single instruction, multiple data|SIMD]] level || [[SSE4a]]{{efn|name="sse4a"|No SSE4. No SSSE3.}} || colspan=4 | [[Advanced Vector Extensions|AVX]] 
| colspan=7 | [[Advanced Vector Extensions#Advanced_Vector_Extensions_2|AVX2]] || colspan=2 | [[AVX-512]] || [[SSSE3]] || colspan=3 | [[Advanced Vector Extensions|AVX]] || colspan=5 | [[Advanced Vector Extensions#Advanced_Vector_Extensions_2|AVX2]]
|-
| {{rh}} colspan=3 | [[3DNow!]] || [[3DNow!#3DNow_extensions|3DNow!+]] || colspan=13 {{n/a}} 
| colspan=9 {{n/a}}
|-
| {{rh}} colspan=3 | [[PREFETCHW|PREFETCH/PREFETCHW]] || colspan=14 {{ya}} 
| colspan=9 {{ya}}
|-
| {{rh}} colspan=3 | [[GFNI]] || colspan=12 {{n/a}} || colspan=2 {{ya}}
| rowspan=2 colspan=9 {{n/a}}
|-
| {{rh}} colspan=3 | [[Advanced Matrix Extensions|AMX]] || colspan=14 {{n/a}}
|-
| {{rh}} colspan=3 | [[FMA4]], LWP, [[Bit_Manipulation_Instruction_Sets#TBM|TBM]], and [[XOP_instruction_set|XOP]] || rowspan=2 {{n/a}} || colspan=6 {{ya}} || colspan=7 {{n/a}} 
| rowspan=2 colspan=4 {{n/a}} || {{ya}} || colspan=4 {{n/a}}
|-
| {{rh}} colspan=3 | [[FMA3]] || colspan=13 {{ya}} 
| colspan=5 {{ya}}
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | [[AMD XDNA]] || colspan=13 {{n/a}} || {{ya}}
| colspan=9 {{n/a}}
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | [[L1 cache|L1]] data cache per core (KiB) || 64 || colspan=4 | 16 || colspan=9 | 32 || colspan=9 | 32
|-
| {{rh}} colspan=3 | L1 data cache [[Cache placement policies#Set-associative_cache|associativity]] (ways) || 2 || colspan=4 | 4 || colspan=9 | 8 || colspan=9 | 8 
|-
| {{rh}} colspan=3 | L1 instruction caches per [[Multi-core processor|core]] || 1 || colspan=6 | 0.5 || colspan=7 | 1 
| colspan=4 | 1 || 0.5 || colspan=4 | 1 
|-
| {{rh}} colspan=3 | Max APU total L1 instruction cache (KiB) || 256 || colspan=2 | 128 || colspan=4 | 192 || colspan=5 | 256 || 512 || 256
| colspan="2" | 64|| colspan="2" | 128 
|96
|colspan=4| 128
|-
| {{rh}} colspan=3 | L1 instruction cache [[Cache placement policies#Set-associative_cache|associativity]] (ways) || colspan=3 | 2 || colspan=4 | 3 || colspan=2 | 4 || colspan=5 | 8 
| colspan="4" | 2
|3
|colspan=3 | 4
| 8
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | [[L2 cache]]s per [[Multi-core processor|core]] || 1 || colspan=6 | 0.5 || colspan=7 | 1 || colspan=4 | 1 || 0.5 || colspan=4 | 1 
|-
| {{rh}} colspan=3 | Max APU total L2 cache (MiB) || colspan=5 | 4 || colspan=4 | 2 || colspan=3 | 4 || 16 || || 1 || colspan=3 | 2 || colspan=3 | 1 || colspan=2 | 2
|-
| {{rh}} colspan=3 | L2 cache [[Cache placement policies#Set-associative_cache|associativity]] (ways) || colspan=7 | 16 || colspan=7 | 8 || colspan=5 | 16 || colspan=4 | 8 
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | Max on--die [[L3 cache]] per CCX (MiB) || colspan=7 rowspan=8 {{n/a}} || colspan=3 | 4 || colspan=2 | 16 || 32 || || colspan=6 rowspan=8 {{n/a}} || colspan=4 | 4
|-
| {{rh}} colspan="3" | Max 3D V-Cache per CCD (MiB) || colspan=5 {{n/a}} || 64 || {{n/a}} || colspan=4 {{n/a}}

|-
| {{rh}} colspan=3 | Max total in-CCD [[L3 cache]] per APU (MiB) || colspan=2 | 4 || 8 || colspan=2 | 16 || 64 || || colspan=4 | 4

|-
| {{rh}} colspan="3" | Max. total 3D V-Cache per APU (MiB) || colspan=5 {{n/a}} || 64 || {{n/a}} || colspan=4 {{n/a}}
|-
| {{rh}} colspan="3" | Max. board [[L3 cache]] per APU (MiB) || colspan=7 {{n/a}} || colspan=4 {{n/a}}
|-
| {{rh}} colspan=3 | Max total [[L3 cache]] per APU (MiB) || colspan=2 | 4 || 8 || colspan=2 | 16 || 128 || || colspan=4 | 4 
|-
| {{rh}} colspan=3 | APU L3 cache [[Cache placement policies#Set-associative_cache|associativity]] (ways) || colspan=7 | 16 || colspan=4 | 16 
|-
| {{rh}} colspan=3 | L3 cache scheme || colspan=7 | [[Victim cache|Victim]] || colspan=4 | [[Victim cache|Victim]]
|-style="border-top:0.2em solid grey"
| {{rh}} colspan="3" | Max. [[L4 cache]] || colspan="14" {{n/a}} || colspan=9 {{n/a}}
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | Max stock [[Dynamic random-access memory|DRAM]] support || colspan=2 | [[DDR3 SDRAM|DDR3]]-1866 || colspan=3 | DDR3-2133 || DDR3-2133, [[DDR4 SDRAM|DDR4]]-2400 || DDR4-2400 || colspan=2 | DDR4-2933 || colspan=2 | DDR4-3200, [[LPDDR#LPDDR4|LPDDR4]]-4266 || [[DDR5 SDRAM|DDR5]]-4800, [[LPDDR#LPDDR5|LPDDR5]]-6400 || [[DDR5 SDRAM|DDR5]]-5200 || [[DDR5 SDRAM|DDR5]]-5600, [[LPDDR#LPDDR5x|LPDDR5x]]-7500 || [[DDR3L]]-1333 || DDR3L-1600 || colspan=2 | DDR3L-1866 || DDR3-1866, [[DDR4 SDRAM|DDR4]]-2400 || DDR4-2400 || DDR4-1600 || DDR4-3200 || LPDDR5-5500
|-
| {{rh}} colspan=3 | Max [[Dynamic random-access memory|DRAM]] channels per APU || colspan=14 | 2 || colspan=5 | 1 || 2 || 1 || colspan=2 | 2
|-
| {{rh}} colspan=3 | Max stock [[Dynamic random-access memory|DRAM]] [[Bandwidth (computing)|bandwidth]] (GB/s) per APU || colspan=2 | 29.866 || colspan=3 | 34.132 || colspan=2 | 38.400 || colspan=2 | 46.932 || colspan=2 | 68.256 || 102.400 || 83.200 || 120.000
| 10.666 || 12.800 || colspan=2 | 14.933 || 19.200 || 38.400 || 12.800 || 51.200 || 88.000
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | GPU [[microarchitecture]] || [[TeraScale (microarchitecture)#TeraScale 2 "Evergreen"-family|TeraScale 2 (VLIW5)]] || colspan=2 | [[TeraScale (microarchitecture)#TeraScale 3 "Northern Islands"-family|TeraScale 3 (VLIW4)]] || colspan=2 | [[Graphics Core Next#GCN 2nd generation|GCN 2nd gen]] || colspan=2 | [[Graphics Core Next#GCN 3rd generation|GCN 3rd gen]] || colspan=4 | [[Graphics Core Next#GCN 5th generation|GCN 5th gen]]<ref name="Vega codenames">{{cite web |url=http://videocardz.com/62250/amd-vega10-and-vega11-gpus-spotted-in-opencl-driver/ |title=AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver |publisher=VideoCardz.com |access-date=6 June 2017}}</ref> || colspan=2 | [[RDNA 2]] || [[RDNA 3]] || [[TeraScale (microarchitecture)#TeraScale 2 "Evergreen"-family|TeraScale 2 (VLIW5)]] || colspan=3 | [[Graphics Core Next#GCN 2nd generation|GCN 2nd gen]] || [[Graphics Core Next#GCN 3rd generation|GCN 3rd gen]]<ref name="Vega codenames" /> || colspan=3 | [[Graphics Core Next#GCN 5th generation|GCN 5th gen]] || [[RDNA 2]]
|-
| {{rh}} colspan=3 | GPU [[instruction set]] || colspan=3 | [[TeraScale (microarchitecture)|TeraScale]] instruction set || colspan=8 | [[Graphics Core Next#Instruction set|GCN instruction set]] || colspan=3 | [[RDNA (microarchitecture)#Instruction set|RDNA instruction set]] || [[TeraScale (microarchitecture)|TeraScale]] instruction set || colspan=7 | [[Graphics Core Next#Instruction set|GCN instruction set]] || [[RDNA (microarchitecture)#Instruction set|RDNA instruction set]] 
|-
| {{rh}} colspan=3 | Max stock GPU base clock (MHz) || 600 || 800 || 844 || colspan=2 | 866 || colspan=2 | 1108 || 1250 || 1400 || colspan=2 | 2100 || 2400 || 400 ||
| 538 || 600 || {{dunno}} || 847 || 900 || 1200 || 600 || 1300 || 1900
|-
| {{rh}} colspan=3 | Max stock GPU base [[GFLOPS]]{{efn|name="SFLOPS"}} || 480 || 614.4 || 648.1 || colspan=2 | 886.7 || colspan=2 | 1134.5 || 1760 || 1971.2 || colspan=2 | 2150.4 || 3686.4 || 102.4 ||
| 86 || {{dunno}} || {{dunno}} || {{dunno}} || 345.6 || 460.8 || 230.4 || 1331.2 || 486.4
|-style="border-top:0.2em solid grey"
| rowspan=2 {{rh}} colspan=3 | 3D engine{{efn|[[Unified shader model|Unified shaders]] : [[texture mapping unit]]s : [[render output unit]]s}} || Up to 400:20:8 || colspan=2 | Up to 384:24:6 || colspan=4 | Up to 512:32:8 || colspan=2 | Up to 704:44:16<ref>{{cite news |last1=Cutress |first1=Ian |title=Zen Cores and Vega: Ryzen APUs for AM4 – AMD Tech Day at CES: 2018 Roadmap Revealed, with Ryzen APUs, Zen+ on 12nm, Vega on 7nm |url=https://www.anandtech.com/show/12233/amd-tech-day-at-ces-2018-roadmap-revealed-with-ryzen-apus-zen-on-12nm-vega-on-7nm/3 |access-date=7 February 2018 |publisher=Anandtech |date=1 February 2018}}</ref> || colspan=2 | Up to 512:32:8 || 768:48:8 || 128:8:4 || || 80:8:4 || colspan=3 | 128:8:4 || Up to 192:12:8 || Up to 192:12:4 || 192:12:4 || Up to 512:?:? || 128:?:?
|-
| colspan=3 | IOMMUv1 || colspan=11 | [[Heterogeneous Memory Management|IOMMUv2]] || colspan=2 | IOMMUv1 || colspan=2 {{dunno}} || colspan=5 | IOMMUv2
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | Video decoder || colspan=3 | [[Unified Video Decoder#UVD 3|UVD 3.0]] || colspan=2 | [[Unified Video Decoder#UVD 4.2|UVD 4.2]] || colspan=2 | [[Unified Video Decoder#UVD 6|UVD 6.0]] || rowspan=2 colspan=2 | [[Video Core Next|VCN]] 1.0<ref>{{cite news |last1=Larabel |first1=Michael |title=Radeon VCN Encode Support Lands in Mesa 17.4 Git |url=https://www.phoronix.com/scan.php?page=news_item&px=Radeon-VCN-Encode-Lands |access-date=20 November 2017 |publisher=Phoronix |date=17 November 2017}}</ref> || rowspan="2" | VCN 2.1<ref name="wccftechCezanne">{{cite web|last=|first=|date=Aug 12, 2021|title=AMD Ryzen 5000G ‘Cezanne’ APU Gets First High-Res Die Shots, 10.7 Billion Transistors In A 180mm2 Package|url=https://wccftech.com/amd-ryzen-5000g-cezanne-apu-first-high-res-die-shots-10-7-billion-transistors/|access-date=August 25, 2021|website=wccftech|quote=}}</ref>
| rowspan="2" | VCN 2.2<ref name="wccftechCezanne" /> || colspan=2 rowspan=2 | VCN 3.1 || rowspan=2 {{dunno}} || [[Unified Video Decoder#UVD 3|UVD 3.0]] || [[Unified Video Decoder#UVD 4|UVD 4.0]] || colspan=2 | [[Unified Video Decoder#UVD 4.2|UVD 4.2]] || [[Unified Video Decoder#UVD 6|UVD 6.2]] || rowspan=2 colspan=3 | [[Video Core Next|VCN 1.0]] || rowspan=2 | VCN 3.1
|-
| {{rh}} colspan=3 | Video encoder || {{n/a}} || colspan=2 | [[Video Coding Engine#VCE 1.0|VCE  1.0]] || colspan=2 | [[Video Coding Engine#VCE 2.0|VCE 2.0]] || colspan=2 | [[Video Coding Engine#VCE 3.0|VCE 3.1]] || {{n/a}} || colspan=3 | [[Video Coding Engine#VCE 2.0|VCE 2.0]] || [[Video Coding Engine#VCE 3.0|VCE 3.4]]
|-
| {{rh}} colspan=3 |AMD Fluid Motion
| colspan=3 {{na}}
| colspan=4 {{ya}}
| colspan=7 {{na}}
| colspan=2 {{na}}
| colspan=3 {{ya}}
| colspan=4 {{na}}
|-
| {{rh}} colspan=3 | GPU power saving || [[AMD PowerPlay|PowerPlay]] || colspan=13 | [[AMD PowerTune|PowerTune]] || [[AMD PowerPlay|PowerPlay]] || colspan=8 | [[AMD PowerTune|PowerTune]]<ref>{{citation |url=http://meseec.ce.rit.edu/551-projects/fall2014/3-4.pdf |title=AMD's Graphics Core Next (GCN) Architecture |author=Tony Chen |author2=Jason Greaves |work=AMD |access-date=13 August 2016}}</ref>
|-
| {{rh}} colspan=3 | [[AMD TrueAudio|TrueAudio]] || colspan=3 rowspan=2 {{n/a}} || colspan=7 {{ya}}<ref>{{cite web |url=http://semiaccurate.com/2014/01/15/technical-look-amds-kaveri-architecture/ |title=A technical look at AMD's Kaveri architecture |publisher=Semi Accurate |access-date=6 July 2014}}</ref> || colspan=4 {{dunno}}
| rowspan=2 {{n/a}} || colspan=8 {{ya}}
|-
| {{rh}} colspan=3 | [[FreeSync]] || colspan=11 style="background:#DFD" | 1<br>2 
| colspan=88 style="background:#DFD" | 1<br>2
|-
| {{rh}} colspan=3 | [[HDCP]]{{efn|name="DRM"}} || colspan=3 {{dunno}} || colspan=4 | 1.4 || colspan=4 | 2.2 || colspan=3 | 2.3 || {{dunno}} || colspan=4 | 1.4 || colspan=3 | 2.2 || 2.3
|-
| {{rh}} colspan=3 | [[PlayReady]]{{efn|name="DRM"}} || colspan=7 {{n/a}} || colspan=7 | 3.0 not yet || colspan=5 {{n/a}} || colspan=4 | 3.0 not yet
|-
| {{rh}} colspan=3 | [[AMD Eyefinity|Supported displays]]{{efn|To feed more than two displays, the additional panels must have native [[DisplayPort]] support.<ref>{{cite web | url=http://support.amd.com/en-us/search/faq/154 | title=How do I connect three or More Monitors to an AMD Radeon™ HD 5000, HD 6000, and HD 7000 Series Graphics Card? | publisher=AMD | access-date=8 December 2014}}</ref> Alternatively active DisplayPort-to-DVI/HDMI/VGA adapters can be employed.}} || 2–3 || colspan=4 | 2–4 || colspan=2 | 3 || colspan=2 | 3 (desktop)<br>4 (mobile, embedded) || colspan=5 | 4 || colspan=4 | 2 || 3 || 4 || || colspan=2 | 4
|-style="border-top:0.2em solid grey"
| {{rh}} colspan=3 | <code>/drm/radeon</code>{{efn|name="drm"}}<ref>{{cite web |url=http://airlied.livejournal.com/68805.html |title=DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33 |date=26 November 2009 |access-date=16 January 2016 |last1=Airlie |first1=David}}</ref><ref name="Radeon Feature Matrix">{{cite web |url=http://xorg.freedesktop.org/wiki/RadeonFeature/ |title=Radeon feature matrix |work=[[freedesktop.org]] |access-date=10 January 2016}}</ref> || colspan=6 {{ya}} || colspan=8 {{n/a}} 
| colspan=4 {{ya}} || colspan=5 {{n/a}}
|-
| {{rh}} colspan=3 | <code>/drm/amdgpu</code>{{efn|name="drm"}}<ref>{{cite web |url=http://www.x.org/wiki/Events/XDC2015/Program/deucher_zhou_amdgpu.pdf |title=XDC2015: AMDGPU |date=16 September 2015 |last1=Deucher |first1=Alexander |access-date=16 January 2016}}</ref> || colspan=3 {{n/a}} || colspan=11 {{ya}}<ref name="amdgpu_1.2">{{cite web |url=https://lists.x.org/archives/xorg-announce/2016-November/002741.html |title=[ANNOUNCE] xf86-video-amdgpu 1.2.0 |author=Michel Dänzer |work=lists.x.org |date=17 November 2016}}</ref> 
| {{n/a}} || colspan=8 {{ya}}<ref name="amdgpu_1.2"/> 
|}
{{noteslist|refs=
{{efn|name="SFLOPS"|[[Single-precision floating-point format|Single-precision]] performance is calculated from the base (or boost) core clock speed based on a [[Fused multiply–add|FMA]] operation.}}
{{efn|name="drm"|DRM ([[Direct Rendering Manager]]) is a component of the Linux kernel. Support in this table refers to the most current version.}}
{{efn|name="DRM"|To play protected video content, it also requires card, operating system, driver, and application support. A compatible HDCP display is also needed for this. HDCP is mandatory for the output of certain audio formats, placing additional constraints on the multimedia setup.}}
}}<noinclude>{{documentation|content=
{{Template reference list}}

== See also ==
<!-- Template:AMD x86 CPU features was deleted per oldid=1142398499#Template:AMD_x86_CPU_features -->
* [[Template:AMD GPU features]]

[[Category:AMD products| ]]
[[Category:Computer hardware navigational boxes]]
[[Category:Computer company templates]]
[[Category:Templates that generate named references]]
}}</noinclude>

Pages transcluded onto the current version of this page (help):

Template:- (view source) (template editor protected)
Template:Citation (view source) (protected)
Template:Cite news (view source) (protected)
Template:Cite press release (view source) (protected)
Template:Cite web (view source) (protected)
Template:Clear (view source) (protected)
Template:Documentation (view source) (template editor protected)
Template:Dunno (view source) (semi-protected)
Template:Efn (view source) (template editor protected)
Template:Hatnote (view source) (template editor protected)
Template:Hlist/styles.css (view source) (protected)
Template:Main other (view source) (protected)
Template:N/a (view source) (template editor protected)
Template:Na (view source) (extended confirmed protected)
Template:Navbar (view source) (protected)
Template:Navbar-table (edit)
Template:Notelist (view source) (template editor protected)
Template:Noteslist (view source) (extended confirmed protected)
Template:Nowrap (view source) (protected)
Template:Reflist (view source) (protected)
Template:Reflist/styles.css (view source) (protected)
Template:Rh (view source) (template editor protected)
Template:Row header (view source) (template editor protected)
Template:Template reference list (view source) (template editor protected)
Template:Unknown (view source) (extended confirmed protected)
Template:Vedit (edit)
Template:When pagename is (view source) (semi-protected)
Template:Ya (view source) (extended confirmed protected)
Module:Arguments (view source) (protected)
Module:Check for unknown parameters (view source) (protected)
Module:Citation/CS1 (view source) (protected)
Module:Citation/CS1/COinS (view source) (protected)
Module:Citation/CS1/Configuration (view source) (protected)
Module:Citation/CS1/Date validation (view source) (protected)
Module:Citation/CS1/Identifiers (view source) (protected)
Module:Citation/CS1/Utilities (view source) (protected)
Module:Citation/CS1/Whitelist (view source) (protected)
Module:Citation/CS1/styles.css (view source) (protected)
Module:Documentation (view source) (template editor protected)
Module:Documentation/config (view source) (template editor protected)
Module:Documentation/styles.css (view source) (template editor protected)
Module:Hatnote (view source) (template editor protected)
Module:Hatnote/styles.css (view source) (template editor protected)
Module:Navbar (view source) (protected)
Module:Navbar/configuration (view source) (protected)
Module:Navbar/styles.css (view source) (protected)

Return to Template:Features of AMD Processors with 3D Graphics.

Retrieved from "https://en.wikipedia.org/wiki/Template:Features_of_AMD_Processors_with_3D_Graphics"