default search action
"A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a ..."
Mingliang Chen et al. (2021)
- Mingliang Chen, Keke Wu, Yupeng Shen, Zhiyu Wang, Hua Chen, Jiarui Liu, Faxin Yu:
A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS. IEICE Electron. Express 18(11): 20210171 (2021)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.