default search action

combined dblp search
author search
venue search
publication search

ask others

"Parallel very large-scale integration chip implementation of optimal ..."

Shih-Chang Hsia, Lung-Sen Chen (2014)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2013.0465

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/HsiaC14a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/HsiaC14a
Shih-Chang Hsia, Lung-Sen Chen:
Parallel very large-scale integration chip implementation of optimal fractional motion estimation. IET Circuits Devices Syst. 8(6): 499-508 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.