default search action

combined dblp search
author search
venue search
publication search

ask others

"3D chip-stacking technology with through-silicon vias and low-volume ..."

Katsuyuki Sakuma et al. (2008)

> Home

Details and statistics

DOI: 10.1147/JRD.2008.5388567

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ibmrd/SakumaATWDPWMSKPHK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ibmrd/SakumaATWDPWMSKPHK08
Katsuyuki Sakuma, Paul S. Andry, Cornelia K. Tsang, Steven L. Wright, Bing Dang, Chirag S. Patel, Bucknell C. Webb, J. Maria, Edmund J. Sprogis, S. K. Kang, Robert J. Polastre, Raymond R. Horton, John U. Knickerbocker:
3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections. IBM J. Res. Dev. 52(6): 611-622 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.