[go: up one dir, main page]

"Clock Network Synthesis with Concurrent Gate Insertion."

Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham (2010)

Details and statistics

DOI: 10.1007/978-3-642-17752-1_23

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.