default search action
"10-Bit SAR ADC With Novel Pseudo-Random Capacitor Switching Scheme."
Pai-Hsiang Hsu, Yueh-Ru Lee, Chung-Chih Hung (2019)
- Pai-Hsiang Hsu, Yueh-Ru Lee, Chung-Chih Hung:
10-Bit SAR ADC With Novel Pseudo-Random Capacitor Switching Scheme. VLSI-DAT 2019: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.