default search action
Sherif M. Saif
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
- [j3]Rehab Shahin
, Sherif M. Saif
Fog-ROCL: A Fog based RSU Optimum Configuration and Localization in VANETs. Pervasive Mob. Comput. 94: 101807 (2023) - 2022
- [c12]Ahmed Mohamed Ali, Ahmed Shalaby
A UVM-based Verification Approach for MIPI DSI Low-Level Protocol layer. ICM 2022: 74-77 - [i1]Mohamed Alshemi, Sherif M. Saif, Mohamed Taher:
Hardware Acceleration of Lane Detection Algorithm: A GPU Versus FPGA Comparison. CoRR abs/2212.09460 (2022) - 2020
- [c11]Abdelrahman Abdellah
A Survey of Using Blockchain Aspects in Information Centric Networks. AISI 2020: 292-301 - [c10]Maha Dessokey
Memory Management Approaches in Apache Spark: A Review. AISI 2020: 394-403 - [c9]Rehab Shahin
Fog Node Optimum Placement and Configuration Technique for VANETs. ICCSPA 2020: 1-6
2010 – 2019
- 2017
- [c8]Aya Mohamed, Mohamed Dessouky, Sherif M. Saif:
Analog layout placement retargeting using Satisfiability Modulo Theories. SMACD 2017: 1-4 - 2016
- [j2]Sherif M. Saif, Mohamed Dessouky, M. Watheq El-Kharashi, Hazem M. Abbas
A Platform for Placement of Analog Integrated Circuits Using Satisfiability Modulo Theories. J. Circuits Syst. Comput. 25(5): 1650047:1-1650047:31 (2016) - [c7]Sherif M. Saif, Mohamed Dessouky, M. Watheq El-Kharashi, Hazem M. Abbas, Salwa M. Nassar:
Pareto front analog layout placement using Satisfiability Modulo Theories. DATE 2016: 1411-1416 - 2015
- [c6]Sherif M. Saif, Mohamed Dessouky, Hazem M. Abbas
Analog layout constraints resolution and shape function generation using Satisfiability Modulo Theories. DTIS 2015: 1-6 - 2014
- [c5]Sherif M. Saif, Mohamed Dessouky, Salwa M. Nassar, Hazem M. Abbas
Exploiting satisfiability modulo theories for analog layout automation. IDT 2014: 1-6 - [c4]Mohannad Elshawy, Mohamed Dessouky, Sherif M. Saif, Sherif Mansour, Ed Petrus:
Multi-device layout templates for nanometer analog design. IDT 2014: 83-88
2000 – 2009
- 2007
- [j1]Sherif M. Saif, Hazem M. Abbas
An FPGA implementation of a neural optimization of block truncation coding for image/video compression. Microprocess. Microsystems 31(8): 477-486 (2007) - 2006
- [c3]Sherif M. Saif, Hazem M. Abbas, Salwa M. Nassar:
An FPGA Implementation of a Competitive Hopfield Neural Network for Use in Histogram Equalization. IJCNN 2006: 2815-2822 - 2004
- [c2]Sherif M. Saif, Hazem M. Abbas
An FPGA implementation of block truncation coding for gray and color images. FPGA 2004: 245 - 2003
- [c1]Sherif M. Saif, Hazem M. Abbas, Salwa M. Nassar:
FPGA implementation of block truncation coding algorithm for gray scale images. ISCAS (2) 2003: 448-451
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-09-07 02:03 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: