default search action

combined dblp search
author search
venue search
publication search

ask others

Qi-Feng Zeng

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2022
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/ChungTZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ChungTZ22
Yung-Hui Chung, Chia-Hui Tien, Qi-Feng Zeng:
A 16-Bit Calibration-Free SAR ADC With Binary-Window and Capacitor-Swapping DAC Switching Schemes. IEEE Trans. Circuits Syst. I Regul. Pap. 69(1): 88-99 (2022)
2020
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ChungZL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChungZL20
Yung-Hui Chung, Qi-Feng Zeng, Yi-Shen Lin:
A 12-bit SAR ADC With a DAC-Configurable Window Switching Scheme. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(2): 358-368 (2020)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/ChungZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/ChungZ20
Yung-Hui Chung, Qi-Feng Zeng:
A 12-bit 100-kS/s SAR ADC for IoT Applications. VLSI-DAT 2020: 1-4

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/ChungTZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ChungTZ19
Yung-Hui Chung, Chia-Hui Tien, Qi-Feng Zeng:
A 102dB-SFDR 16-bit Calibration-Free SAR ADC in 180-nm CMOS. APCCAS 2019: 5-8
2018
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/ChungLZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ChungLZ18
Yung-Hui Chung, Yi-Shen Lin, Qi-Feng Zeng:
A 12-bit 20-MS/s SAR ADC With Fast-Binary-Window DAC Switching in 180nm CMOS. APCCAS 2018: 34-37

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.