default search action
International Journal of Parallel Programming, Volume 40
Volume 40, Number 1, February 2012
- Valentina Salapura, Michael Gschwind, Jens Knoop:
Guest Editorial: Parallel Systems and Compilers. 1-3 - I-Jui Sung, Nasser Anssari, John A. Stratton, Wen-mei W. Hwu:
Data Layout Transformation Exploiting Memory-Level Parallelism in Structured Grid Many-Core Applications. 4-24 - Ferad Zyulkyarov
, Srdjan Stipic, Tim Harris, Osman S. Unsal
Profiling and Optimizing Transactional Memory Applications. 25-56 - Manu Awasthi, David W. Nellans, Kshitij Sudan, Rajeev Balasubramonian, Al Davis:
Managing Data Placement in Memory Systems with Multiple Memory Controllers. 57-83 - Changhui Lin, Vijay Nagarajan, Rajiv Gupta
Efficient Sequential Consistency Using Conditional Fences. 84-117 - Yun Zhang, Jae W. Lee, Nick P. Johnson, David I. August:
DAFT: Decoupled Acyclic Fault Tolerance. 118-140
Volume 40, Number 2, April 2012
- Yan Huang, Jie Tang, Zhimin Gu, Min Cai, Jianxun Zhang, Ninghan Zheng:
The Performance Optimization of Threaded Prefetching for Linked Data Structures. 141-163 - Jean-Claude Charr, Raphaël Couturier
Adaptation and Evaluation of the Multisplitting-Newton and Waveform Relaxation Methods Over Distributed Volatile Environments. 164-183 - Mwaffaq Otoom
Workload Mode Identification for Chip Heterogeneous Multiprocessors. 184-224 - Mohsen Ebrahimi Moghaddam, Mohammad Reza Bonyadi:
An Immune-based Genetic Algorithm with Reduced Search Space Coding for Multiprocessor Task Scheduling Problem. 225-257
Volume 40, Number 3, June 2012
- Wagner Meira Jr., Ricardo Bianchini:
Special Issue on Computer Architecture and High-Performance Computing. 259-261 - Ricardo Menotti
LALP: A Language to Program Custom FPGA-Based Acceleration Engines. 262-289 - Jairo Panetta
Accelerating Time and Depth Seismic Migration by CPU and GPU Cooperation. 290-312 - Pedro Jose Silva Leite, João Marcelo X. N. Teixeira, Thiago S. M. C. de Farias, Bernardo Reis, Veronica Teichrieb
Nearest Neighbor Searches on the GPU - A Massively Parallel Approach for Dynamic Point Clouds. 313-330 - Artur L. dos Santos, João Marcelo X. N. Teixeira, Thiago S. M. C. de Farias, Veronica Teichrieb
Understanding the Efficiency of kD-tree Ray-Traversal Techniques over a GPGPU Architecture. 331-352 - Girish Venkatasubramanian, Renato J. O. Figueiredo
TMT: A TLB Tag Management Framework for Virtualized Platforms. 353-380
Volume 40, Number 4, August 2012
- Ákos Dudás, Sándor Juhász, Tamás Schrádi:
Software Controlled Adaptive Pre-Execution for Data Prefetching. 381-396 - Giuliano Laccetti
A Double Adaptive Algorithm for Multidimensional Integration on Multicore Based HPC Systems. 397-409 - Rohit Jalan, Arun Kejariwal:
Trin-Trin: Who's Calling? A Pin-Based Dynamic Call Graph Extraction Framework. 410-442 - John M. Neuberger, Nándor Sieben, James W. Swift:
An MPI Implementation of a Self-Submitting Parallel Job Queue. 443-464
Volume 40, Number 5, October 2012
- Yan Huang, Zhimin Gu
Estimating Effective Prefetch Distance in Threaded Prefetching for Linked Data Structures. 465-487 - Fadi Abboud, Yosi Ben-Asher, Yousef Shajrawi, Esti Stein:
Combining Height Reduction and Scheduling for VLIW Machines Enhanced with Three-Argument Arithmetic Operations. 488-513 - Wai-Mee Ching, Da Zheng:
Automatic Parallelization of Array-oriented Programs for a Multi-core Machine. 514-531 - Joppe W. Bos:
Low-Latency Elliptic Curve Scalar Multiplication. 532-550
Volume 40, Number 6, December 2012
- Hubertus Franke, Paul H. J. Kelly, Pedro Trancoso
Guest Editorial: Computing Frontiers. 551-552 - Alexander D. Rast, Javier Navaridas
Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic System. 553-582 - Stamatis G. Kavadias, Manolis Katevenis, Michail Zampetakis, Dimitrios S. Nikolopoulos
Cache-Integrated Network Interfaces: Flexible On-Chip Communication and Synchronization for Large-Scale CMPs. 583-604 - Yong Cao, Debprakash Patnaik, Sean P. Ponce, Jeremy S. Archuleta, Patrick Butler, Wu-chun Feng, Naren Ramakrishnan
Parallel Mining of Neuronal Spike Streams on Graphics Processing Units. 605-632 - Vinod Tipparaju, Edoardo Aprà
Runtime Techniques to Enable a Highly-Scalable Global Address Space Model for Petascale Computing. 633-655
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-16 22:26 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: