default search action
ACM Transactions on Reconfigurable Technology and Systems, Volume 5
Volume 5, Number 1, March 2012
- Kenneth M. Zick, John P. Hayes:
Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems. 1:1-1:26 - Harris E. Michail, George Athanasiou
, Vasilios I. Kelefouras
On the exploitation of a high-throughput SHA-256 FPGA design for HMAC. 2:1-2:28 - Joaquín Olivares
Reconfigurable architecture for VBSME with variable pixel precision. 3:1-3:11 - Kostas Siozios
A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric. 4:1-4:23 - Shigeyuki Takano:
Design and analysis of adaptive processor. 5:1-5:34 - Wei Zhang
Portable and scalable FPGA-based acceleration of a direct linear system solver. 6:1-6:26
Volume 5, Number 2, June 2012
- Vikas Aggarwal, Greg Stitt, Alan D. George
SCF: A Framework for Task-Level Coordination in Reconfigurable, Heterogeneous Systems. 7:1-7:23 - Sándor P. Fekete, Tom Kamphans, Nils Schweer, Christopher Tessars, Jan van der Veen, Josef Angermeier, Dirk Koch, Jürgen Teich:
Dynamic Defragmentation of Reconfigurable Devices. 8:1-8:20 - Lerong Cheng, Wenyao Xu, Fang Gong, Yan Lin, Ho-Yan Wong, Lei He:
Statistical Timing and Power Optimization of Architecture and Device for FPGAs. 9:1-9:19 - Kevin J. M. Martin
Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation. 10:1-10:38
Volume 5, Number 3, October 2012
- Michael Hübner:
Introduction to the Special Issue on ReCoSoC 2011. 11:1 - John Shield, Jean-Philippe Diguet, Guy Gogniat
Asymmetric Cache Coherency: Policy Modifications to Improve Multicore Performance. 12:1-12:12 - Benjamin Thielmann, Jens Huthmann, Andreas Koch:
Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers. 13:1-13:14 - Laurent Gantel
Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications. 14:1-14:16 - Angelo Kuti Lusala, Jean-Didier Legat:
A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks. 15:1-15:22 - Lubos Gaspar, Viktor Fischer, Lilian Bossuet, Robert Fouquet:
Secure Extension of FPGA General Purpose Processors for Symmetric Key Cryptography with Partial Reconfiguration Capabilities. 16:1-16:13 - Luciano Ost
Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization. 17:1-17:11 - Fearghal Morgan, Seamus Cawley, David Newell:
Remote FPGA Lab for Enhancing Learning of Digital Systems. 18:1-18:13
Volume 5, Number 4, December 2012
- Armin Krieg
POWER-MODES: POWer-EmulatoR- and MOdel-Based DEpendability and Security Evaluations. 19:1-19:21 - Atukem Nabina, José Luis Núñez-Yáñez:
Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform. 20:1-20:22 - Adam Jacobs, Grzegorz Cieslewski, Alan D. George
Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing. 21:1-21:30 - Fabio Cancare, Davide B. Bartolini
On the Evolution of Hardware Circuits via Reconfigurable Architectures. 22:1-22:22
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-17 21:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: