default search action
RAPIDO 2013: Berlin, Germany
- Daniel Gracia Pérez, Morteza Biglari-Abhari, Daniel Chillet, Gianluca Palermo:
Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO '13, 21 January, 2013, Berlin, Germany. ACM 2012, ISBN 978-1-4503-1539-5 - Jose Noudohouenou, Vincent Palomares, William Jalby, David C. Wong, David J. Kuck, Jean Christophe Beyler:
Simsys: a performance simulation framework. 1:1-1:8 - Romain Prolonge, Fabien Clermidy:
Network-on-chip traffic modeling for data flow applications. 2:1-2:6 - Dan Connors, Eric Grover, Blake Caldwell
:
Exploring alternative flexible OpenCL (FlexCL) core designs in FPGA-based MPSoC systems. 3:1-3:8 - Marco Ceriani, Simone Secchi, Antonino Tumeo
Prototyping hardware support for irregular applications. 4:1-4:8 - Matthias Jung
TLM modelling of 3D stacked wide I/O DRAM subsystems: a virtual platform for memory controller design space exploration. 5:1-5:6 - Roland Lezuo, Andreas Krall:
Using the CASM language for simulator synthesis and model verification. 6:1-6:8
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-17 21:03 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: