default search action
29th RTNS 2021: Nantes, France
- Audrey Queudet, Iain Bate, Giuseppe Lipari:
RTNS'2021: 29th International Conference on Real-Time Networks and Systems, Nantes, France, April 7-9, 2021. ACM 2021, ISBN 978-1-4503-9001-9 - Agostino Mascitti
, Tommaso Cucinotta:
Dynamic Partitioned Scheduling of Real-Time DAG Tasks on ARM big.LITTLE Architectures. 1-11 - Alfonso Mascareñas González, Frédéric Boniol, Youcef Bouchebaba, Jean-Loup Bussenot, Jean-Baptiste Chaudron:
Heterogeneous multicore SDRAM interference analysis. 12-23 - Nathan Otterness, James H. Anderson:
Exploring AMD GPU Scheduling Details by Experimenting With "Worst Practices". 24-34 - Haoran Li, Meng Xu, Chong Li, Chenyang Lu, Christopher D. Gill, Linh T. X. Phan, Insup Lee, Oleg Sokolsky:
Towards Virtualization-Agnostic Latency for Time-Sensitive Applications. 35-45 - Stephen Tang, James H. Anderson, Luca Abeni:
On the Defectiveness of SCHED_DEADLINE w.r.t. Tardiness and Affinities, and a Partial Fix. 46-56 - Ruben Martins, Michael McCall, Dionisio de Niz, Amit Vasudevan, Björn Andersson, Mark Klein, John P. Lehoczky, Hyoseung Kim
Formal Verification of a Mixed-Trust Synchronization Protocol. 57-67 - Bahar Houtan, Mohammad Ashjaei, Masoud Daneshtalab, Mikael Sjödin, Saad Mubeen:
Synthesising Schedules to Improve QoS of Best-effort Traffic in TSN Networks. 68-77 - Rodrigo Saar de Moraes
A model-based approach for analysing network communication timeliness in IMA systems at concept level. 78-88 - Tieu Long Mai, Nicolas Navet:
Improvements to Deep-Learning-based Feasibility Prediction of Switched Ethernet Network Configurations. 89-99 - David Hellmanns, Lucas Haug
How to Optimize Joint Routing and Scheduling Models for TSN Using Integer Linear Programming. 100-111 - Pascal Sotin, Quentin Vermande, Hugues Cassé:
Data Cache Analysis by Counting Integer Points. 112-122 - Jatin Arora
Bus-Contention Aware Schedulability Analysis for the 3-Phase Task Model with Partitioned Scheduling. 123-133 - Tianning She, Sudharsan Vaidhun, Qijun Gu, Sajal K. Das, Zhishan Guo
Precise Scheduling of Mixed-Criticality Tasks on Varying-Speed Multiprocessors. 134-143 - Javier Pérez-Rodríguez, Patrick Meumeu Yomsi:
An Efficient Proactive Thermal-Aware Scheduler for DVFS-enabled Single-Core Processors. 144-154 - Tommaso Cucinotta, Luca Abeni:
Migrating Constant Bandwidth Servers on Multi-Cores. 155-164 - Sanjoy K. Baruah:
Feasibility Analysis of Conditional DAG Tasks is co-NPNP-Hard. 165-172 - Michael Schmid
Response Time Analysis of Parallel Real-Time DAG Tasks Scheduled by Thread Pools. 173-183 - Sanjoy K. Baruah, Alan Burns, Yue Wu:
Optimal Synthesis of IDK-Cascades. 184-191 - Pratham Oza, Thidapat Chantem:
Timely and Non-Disruptive Response of Emergency Vehicles: A Real-Time Approach. 192-203 - Max Brand, Albrecht Mayer, Frank Slomka:
Crumbs: Utilizing Functional Programming for Hardware Trace Data Analysis. 204-215 - Imane Haur, Jean-Luc Béchennec, Olivier Henri Roux:
Formal schedulability analysis based on multi-core RTOS model. 216-225 - Houssam-Eddine Zahaf, Ignacio Sanudo Olmedo, Jayati Singh, Nicola Capodieci
Contention-Aware GPU Partitioning and Task-to-Partition Allocation for Real-Time Workloads. 226-236
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:39 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: