default search action
ASPLOS-XII, 2006: San Jose, CA, USA
- John Paul Shen, Margaret Martonosi:
Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2006, San Jose, CA, USA, October 21-25, 2006. ACM 2006, ISBN 1-59593-451-0 - Mendel Rosenblum:
Impact of virtualization on computer architecture and operating systems. 1
Virtualization
- Keith Adams, Ole Agesen:
A comparison of software and hardware techniques for x86 virtualization. 2-13 - Stephen T. Jones, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau:
Geiger: monitoring the buffer cache in a virtual machine environment. 14-24 - Jedidiah R. Crandall, Gary Wassermann, Daniela Alvim Seabra de Oliveira, Zhendong Su
, Shyhtsun Felix Wu, Frederic T. Chong
Temporal search: detecting hidden malware timebombs with virtual machines. 25-36
Races and memory debugging I
- Shan Lu
AVIO: detecting atomicity violations via access interleaving invariants. 37-48 - Min Xu, Mark D. Hill, Rastislav Bodík:
A regulated transitive reduction (RTR) for longer memory race recording. 49-60 - Michael D. Bond
Bell: bit-encoding online memory leak detection. 61-72
Hardware reliability and fault tolerance
- Smitha Shyam, Kypros Constantinides, Sujay Phadke, Valeria Bertacco, Todd M. Austin:
Ultra low-cost defect protection for microprocessor pipelines. 73-82 - Vimal K. Reddy, Eric Rotenberg, Sailashri Parthasarathy:
Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance. 83-94 - Angshuman Parashar, Anand Sivasubramaniam, Sudhanva Gurumurthi:
SlicK: slice-based locality exploitation for efficient redundant multithreading. 95-105
Energy efficiency
- Taliver Heath, Ana Paula Centeno, Pradeep George, Luiz E. Ramos, Yogesh Jaluria, Ricardo Bianchini:
Mercury and freon: temperature emulation and management for server systems. 106-116 - Taeho Kgil, Shaun D'Souza
PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor. 117-128
Scheduling and spatial programming
- Katherine E. Coons, Xia Chen, Doug Burger, Kathryn S. McKinley, Sundeep K. Kushwaha:
A spatial path scheduling algorithm for EDGE architectures. 129-140 - Martha Mercaldi, Steven Swanson
Instruction scheduling for a tiled dataflow architecture. 141-150 - Michael I. Gordon, William Thies, Saman P. Amarasinghe
Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. 151-162 - Mahim Mishra, Timothy J. Callahan, Tiberiu Chelcea, Girish Venkataramani, Seth Copen Goldstein, Mihai Budiu:
Tartan: evaluating spatial computation for whole program execution. 163-174
Estimation and prediction of power and performance
- Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, James E. Smith:
A performance counter architecture for computing accurate CPI components. 175-184 - Benjamin C. Lee, David M. Brooks:
Accurate and efficient regression modeling for microarchitectural performance and power prediction. 185-194 - Engin Ipek, Sally A. McKee, Rich Caruana, Bronis R. de Supinski, Martin Schulz
Efficiently exploring architectural design spaces via predictive modeling. 195-206
Races and memory debugging II
- Mazen Kharbutli, Xiaowei Jiang, Yan Solihin, Guru Venkataramani, Milos Prvulovic:
Comprehensively and efficiently protecting the heap. 207-218 - Trishul M. Chilimbi, Vinod Ganapathy:
HeapMD: identifying heap-based bugs using anomaly detection. 219-228 - Satish Narayanasamy
Recording shared memory dependencies using strata. 229-240
Emerging technologies
- Jaidev P. Patwardhan, Vijeta Johri, Chris Dwyer, Alvin R. Lebeck:
A defect tolerant self-organizing nanoscale SIMD architecture. 241-251 - Ethan Schuchman, T. N. Vijaykumar:
A program transformation and architecture support for quantum uncomputation. 252-263 - Shashidhar Mysore, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Kaustav Banerjee, Timothy Sherwood
Introspective 3D chips. 264-273
Memory and locality issues
- Jason F. Cantin, Mikko H. Lipasti, James E. Smith:
Stealth prefetching. 274-282 - Koushik Chakraborty, Philip M. Wells, Gurindar S. Sohi:
Computation spreading: employing hardware migration to specialize CMP cores on-the-fly. 283-292 - Jason E. Miller, Anant Agarwal:
Software-based instruction caching for embedded processors. 293-302
Embedded and special-purpose systems
- Xin Li, Marian Boldt, Reinhard von Hanxleden:
Mapping esterel onto a multi-threaded embedded processor. 303-314 - Nathan L. Binkert, Ali G. Saidi, Steven K. Reinhardt:
Integrated network interfaces for high-bandwidth TCP/IP. 315-324 - David Tarditi, Sidd Puri, Jose Oglesby:
Accelerator: using data parallelism to program GPUs for general-purpose uses. 325-335
Transactional memory
- Peter Damron, Alexandra Fedorova, Yossi Lev, Victor Luchangco, Mark Moir, Daniel Nussbaum:
Hybrid transactional memory. 336-346 - Weihaw Chuang, Satish Narayanasamy
Unbounded page-based transactional memory. 347-358 - Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore, Luke Yen, Mark D. Hill, Ben Liblit
Supporting nested transactional memory in logTM. 359-370 - JaeWoong Chung, Chi Cao Minh, Austen McDonald, Travis Skare, Hassan Chafi, Brian D. Carlstrom, Christos Kozyrakis, Kunle Olukotun:
Tradeoffs in transactional memory virtualization. 371-381
Compilation
- Motohiro Kawahito, Hideaki Komatsu, Takao Moriyama, Hiroshi Inoue, Toshio Nakatani:
A new idiom recognition framework for exploiting hardware-assist instructions. 382-393 - Sorav Bansal, Alex Aiken:
Automatic generation of peephole superoptimizers. 394-403 - Armando Solar-Lezama
Combinatorial sketching for finite programs. 404-415 - Jeff Da Silva, J. Gregory Steffan:
A probabilistic pointer analysis for speculative optimizations. 416-425
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-19 22:18 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: