default search action
9th NOCS 2015: Vancouver, BC, Canada
- André Ivanov, Diana Marculescu, Partha Pratim Pande, José Flich, Karthik Pattabiraman:
Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, BC, Canada, September 28-30, 2015. ACM 2015, ISBN 978-1-4503-3396-2
Emerging Technology
- Yigit Demir, Nikos Hardavellas
:
Parka: Thermally Insulated Nanophotonic Interconnects. 1:1-1:8 - Md Shahriar Shamim, Jagan Muralidharan, Amlan Ganguly:
An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links. 2:1-2:8 - Pooria M. Yaghini, Ashkan Eghbal, Siavash S. Yazdi, Nader Bagherzadeh
Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC. 3:1-3:8
NOC Testing, Diagnosis, and Fault Tolerance
- Priyadarsan Patra
Fabrics on Die: Where Function, Debug and Test Meet. 4:1-4:3 - Hans-Joachim Wunderlich, Martin Radetzki:
Multi-Layer Test and Diagnosis for Dependable NoCs. 5:1-5:8 - Pietro Saltarelli, Behrad Niazmand
A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers. 6:1-6:8 - Li Jiang, Qiang Xu
Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges. 7:1-7:8
Fault Tolerance and Reliability
- Rajesh J. S., Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip. 8:1-8:8 - Armin Runge:
Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing. 9:1-9:8 - Doowon Lee, Ritesh Parikh, Valeria Bertacco:
Highly Fault-tolerant NoC Routing with Application-aware Congestion Management. 10:1-10:8
Wireless NoC
- Ofer Markish, Oded Katz, Benny Sheinman, Dan Corcos, Danny Elad:
On-Chip Millimeter Wave Antennas and Transceivers. 11:1-11:7 - Sergi Abadal
Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip. 12:1-12:8 - Naseef Mansoor, Amlan Ganguly:
Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism. 13:1-13:8
Link Design
- Qi Hu, Peng Liu, Michael C. Huang
Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence. 14:1-14:8 - Shaoteng Liu, Zhonghai Lu, Axel Jantsch
Highway in TDM NoCs. 15:1-15:8 - Ryota Yasudo
On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck. 16:1-16:8
Routing
- Yuankun Xue, Paul Bogdan:
User Cooperation Network Coding Approach for NoC Performance Improvement. 17:1-17:8 - Mohammad Fattah, Antti Airola
A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips. 18:1-18:8 - Wen Zong, Michael Opoku Agyeman
Unbiased Regional Congestion Aware Selection Function for NoCs. 19:1-19:8
Modeling
- Cagla Cakir, Ron Ho, Jon K. Lexau, Ken Mai:
Modeling and Design of High-Radix On-Chip Crossbar Switches. 20:1-20:8 - Paul Bogdan:
Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization. 21:1-21:8 - Joshua San Miguel, Natalie D. Enright Jerger
Data Criticality in Network-On-Chip Design. 22:1-22:8
Dark Silicon - From Computation to Communication
- Jörg Henkel, Haseeb Bokhari, Siddharth Garg, Muhammad Usman Karim Khan, Heba Khdr
Dark Silicon: From Computation to Communication. 23:1-23:8
Workload Specific Architecture
- Robert Hesse, Natalie D. Enright Jerger
Improving DVFS in NoCs with Coherence Prediction. 24:1-24:8 - Amir Kavyan Ziabari, José L. Abellán, Yenai Ma
Asymmetric NoC Architectures for GPU Systems. 25:1-25:8 - Mohammad Hashem Haghbayan, Anil Kanduri, Amir-Mohammad Rahmani, Pasi Liljeberg, Axel Jantsch
MapPro: Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip. 26:1-26:8
NoC as Enabler for Biological Discovery and Precise Medicine
- Paul Bogdan, Turbo Majumder, Arvind Ramanathan, Yuankun Xue:
NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine. 27:1-27:11
Poster Papers
- Arseni Vitkovski, Vassos Soteriou
Wear-Aware Adaptive Routing for Networks-on-Chips. 28:1-28:2 - Sri Harsha Gade
Achievable Performance Enhancements with mm-Wave Wireless Interconnects in NoC. 29:1-29:2 - Elena Kakoulli
Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics. 30:1-30:2 - Nishit Ashok Kapadia, Venkata Yaswanth Raparti, Sudeep Pasricha:
ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors. 31:1-31:2 - Michael Opoku Agyeman
Novel Hybrid Wired-Wireless Network-on-Chip Architectures: Transducer and Communication Fabric Design. 32:1-32:2
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:41 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: