default search action
Iyad Ouaiss
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2020
- [j6]Mohammad Al-Abbas
, Wissam Fawaz
Toward an Improvement of Engineering Teaming Skills Through an In-House Professionalism Course. IEEE Trans. Educ. 63(4): 273-282 (2020)
2010 – 2019
- 2015
- [j5]Grace Zgheib, Iyad Ouaiss:
Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations. J. Circuits Syst. Comput. 24(3): 1550039:1-1550039:19 (2015) - 2011
- [j4]Elie Elaaraj, Iyad Ouaiss:
A Novel Register-Binding Approach to Reduce Spurious Switching Activity in High-Level Synthesis. J. Circuits Syst. Comput. 20(5): 943-973 (2011) - [j3]Maria Abi Saad, Iyad Ouaiss:
Priority-Driven Area Optimization in High-Level Synthesis. J. Circuits Syst. Comput. 20(6): 1131-1163 (2011) - 2010
- [j2]Wissam Fawaz
Deadline-based connection setup in wavelength-routed WDM networks. Comput. Networks 54(11): 1792-1804 (2010) - [j1]Samer S. Saab
A novel pseudorandom noise and band jammer generator using a composite sinusoidal function. IEEE Trans. Signal Process. 58(2): 535-543 (2010)
2000 – 2009
- 2005
- [c10]Annie Avakian, Iyad Ouaiss:
Optimizing register binding in FPGAs using simulated annealing. ReConFig 2005 - 2004
- [c9]Hassan Al Atat, Iyad Ouaiss:
Register Binding for FPGAs with Embedded Memory. FCCM 2004: 167-175 - [c8]Dalia Dagher, Iyad Ouaiss:
Storage Allocation for Diverse FPGA Memory Specifications. FPL 2004: 606-616 - 2001
- [c7]Iyad Ouaiss, Ranga Vemuri
Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers. DATE 2001: 650-657 - [c6]Amit Kasat, Iyad Ouaiss, Ranga Vemuri
Memory Synthesis for FPGA-Based Reconfigurable Computers. FPL 2001: 70-80 - [c5]Iyad Ouaiss, Ranga Vemuri
Global memory mapping for FPGA-based reconfigurable systems. IPDPS 2001: 144 - 2000
- [c4]Iyad Ouaiss, Ranga Vemuri
Efficient Resource Arbitration in Reconfigurable Computing Environments. DATE 2000: 560-566
1990 – 1999
- 1999
- [c3]Meenakshi Kaul, Ranga Vemuri
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications. DAC 1999: 616-622 - 1998
- [c2]Sriram Govindarajan, Iyad Ouaiss, Meenakshi Kaul, Vinoo Srinivasan, Ranga Vemuri
An Effective Design System for Dynamically Reconfigurable Architectures. FCCM 1998: 312-313 - [c1]Iyad Ouaiss, Sriram Govindarajan, Vinoo Srinivasan, Meenakshi Kaul, Ranga Vemuri
An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. IPPS/SPDP Workshops 1998: 31-36
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:39 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: