default search action
Xi Wang 0009
Person information
- affiliation: Texas Tech University, Lubbock, Texas, USA
Other persons with the same name
- Xi Wang — disambiguation page
- Xi Wang 0001 — Fujitsu Laboratories of America, Richardson, TX, USA (and 1 more)
- Xi Wang 0002
— Max-Delbrück-Center for Molecular Medicine, Berlin, Germany (and 2 more)
- Xi Wang 0003
- Xi Wang 0004
- Xi Wang 0005 — University of Washington, Seattle, WA, USA (and 1 more)
- Xi Wang 0006 — Soochow University, Suzhou, China (and 1 more)
- Xi Wang 0007
- Xi Wang 0008 — Fudan University, Shanghai, China
- Xi Wang 0010
- Xi Wang 0011 — University of Houston, TX, USA
- Xi Wang 0012
- Xi Wang 0013
- Xi Wang 0014
- Xi Wang 0015
- Xi Wang 0016
- Xi Wang 0017 — Shanghai University, School of Computer Engineering and Science, China (and 1 more)
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j4]Cai Li
A 0.61-μW Fully Integrated Keyword-Spotting ASIC With Real-Point Serial FFT-Based MFCC and Temporal Depthwise Separable CNN. IEEE J. Solid State Circuits 59(3): 867-877 (2024) - [j3]Yuxuan Du
DSC-TRCP: Dynamically Self-Calibrating Tunable Replica Critical Paths Based Timing Monitoring for Variation Resilient Circuits. IEEE J. Solid State Circuits 59(7): 2286-2296 (2024) - [c21]Yuchen Hu
Make Each Iteration Count. ACM TUR-C 2024 - [c20]Xi Wang
ChatCPU: An Agile CPU Design and Verification Platform with LLM. DAC 2024: 212:1-212:6 - [c19]Gwok-Waa Wan
Jailbreaking Pre-trained Large Language Models Towards Hardware Vulnerability Insertion Ability. ACM Great Lakes Symposium on VLSI 2024: 579-582 - [i2]Ning Wang, Bingkun Yao, Jie Zhou, Xi Wang, Zhe Jiang, Nan Guan:
Large Language Model for Verilog Generation with Golden Code Feedback. CoRR abs/2407.18271 (2024) - [i1]Bingkun Yao, Ning Wang, Jie Zhou, Xi Wang, Hong Gao, Zhe Jiang, Nan Guan:
Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog. CoRR abs/2409.15186 (2024) - 2023
- [c18]Tao Xu, Xi Wang, Jianping He:
Differential Game with Mixed Strategies: A Weak Approximation Approach. CDC 2023: 5216-5221 - 2021
- [j2]Xi Wang
HAM: Hotspot-Aware Manager for Improving Communications With 3D-Stacked Memory. IEEE Trans. Computers 70(6): 833-848 (2021) - [c17]Zach Hansen
DMM-GAPBS: Adapting the GAP Benchmark Suite to a Distributed Memory Model. HPEC 2021: 1-8 - [c16]Xi Wang, John D. Leidel
xBGAS: A Global Address Space Extension on RISC-V for High Performance Computing. IPDPS 2021: 454-463 - [c15]Brody Williams, John D. Leidel, Xi Wang, David Donofrio, Yong Chen:
CircusTent: A Tool for Measuring the Performance of Atomic Memory Operations on Emerging Architectures. OpenSHMEM 2021: 92-110 - 2020
- [j1]John D. Leidel
Toward a Microarchitecture for Efficient Execution of Irregular Applications. ACM Trans. Parallel Comput. 7(4): 26:1-26:24 (2020) - [c14]Xi Wang, Brody Williams, John D. Leidel, Alan Ehret, Michel A. Kinsy, Yong Chen:
Remote Atomic Extension (RAE) for Scalable High Performance Computing. DAC 2020: 1-6 - [c13]Xi Wang, John D. Leidel, Brody Williams, Yong Chen
PAC: Paged Adaptive Coalescer for 3D-Stacked Memory. HPDC 2020: 137-148 - [c12]Brody Williams, John D. Leidel, Xi Wang, David Donofrio, Yong Chen:
CircusTent: A Benchmark Suite for Atomic Memory Operations. MEMSYS 2020: 144-157
2010 – 2019
- 2019
- [c11]Xi Wang, Jie Li, Antonino Tumeo, John D. Leidel, Yong Chen:
POSTER: Memory Hotspot Optimization for Data-Intensive Applications. PACT 2019: 467-468 - [c10]Xi Wang, Antonino Tumeo, John D. Leidel, Jie Li
MAC: Memory Access Coalescer for 3D-Stacked Memory. ICPP 2019: 2:1-2:10 - [c9]Brody Williams, Xi Wang, John D. Leidel, Yong Chen
Collective Communication for the RISC-V xBGAS ISA Extension. ICPP Workshops 2019: 17:1-17:10 - [c8]Jie Li
PIMS: a lightweight processing-in-memory accelerator for stencil computations. MEMSYS 2019: 41-52 - 2018
- [c7]John D. Leidel, Xi Wang, Yong Chen
GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing. HPEC 2018: 1-8 - [c6]Xi Wang, John D. Leidel, Yong Chen
Memory Coalescing for Hybrid Memory Cube. ICPP 2018: 62:1-62:10 - [c5]John D. Leidel, Xi Wang, Frank Conlon, Yong Chen
xBGAS: Toward a RISC-V ISA Extension for Global, Scalable Shared Memory. MCHPC@SC 2018: 22-26 - 2017
- [c4]Farzad Fatollahi-Fard, David Donofrio, John Shalf
OpenSoC system architect: An open toolkit for building soft-cores on FPGAs. FPL 2017: 1 - [c3]Xi Wang, John D. Leidel, Yong Chen
OpenMP Memkind: An Extension for Heterogeneous Physical Memories. ICPP Workshops 2017: 220-227 - [c2]John D. Leidel, Xi Wang, Yong Chen
Pressure-Driven Hardware Managed Thread Concurrency for Irregular Applications. IA3@SC 2017: 7:1-7:8 - 2016
- [c1]Xi Wang, John D. Leidel, Yong Chen
Concurrent Dynamic Memory Coalescing on GoblinCore-64 Architecture. MEMSYS 2016: 177-187
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-22 19:01 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: