default search action
NVMSA 2018: Hakodate, Sapporo, Japan
- IEEE 7th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2018, Hakodate, Sapporo, Japan, August 28-31, 2018. IEEE 2018, ISBN 978-1-5386-7403-1
- J. Hyun Kim, Young Je Moon, Hyunsub Song, Jay H. Park, Sam H. Noh:
µSnap: Embracing Traditional Programming Models for Persistent Memory through OS Support. 1-6 - Wang Kang, Xing Chen, Daoqian Zhu, Xichao Zhang, Yan Zhou, Keni Qiu, Youguang Zhang, Weisheng Zhao:
A Comparative Study on Racetrack Memories: Domain Wall vs. Skyrmion. 7-12 - Jihe Wang, Chenlin Ma, Zhaoyan Shen, Shaheer Muhammad
, Zili Shao:
Tiler: An Autonomous Region-Based Scheme with Fast Cleaning for SMR Storage. 13-18 - Toshio Endo:
Applying Recursive Temporal Blocking for Stencil Computations to Deeper Memory Hierarchy. 19-24 - Jisung Park
Improving I/O Performance of Large-Page Flash Storage Systems Using Subpage-Parallel Reads. 25-30 - Congming Gao, Yejia Di, Aosong Deng, Duo Liu, Cheng Ji, Chun Jason Xue, Liang Shi:
F2FS Aware Mapping Cache Design on Solid State Drives. 31-36 - Mingzhe Zhang, Xin Yao, Cho-Li Wang:
NVCL: Exploiting NVRAM in Cache-Line Granularity Differential Logging. 37-42 - Yuansong Zeng, Edwin Hsing-Mean Sha, Qingfeng Zhuge, Xianzhang Chen
An Efficient File System for Hybrid In-Memory NVM and Block Devices. 43-48 - Mohammed Bey Ahmed Khernache, Arezki Laga, Jalil Boukhobza
MONTRES-NVM: An External Sorting Algorithm for Hybrid Memory. 49-54 - Arya Lekshmi Jagath, T. Nandha Kumar
Modeling of Current Conduction during RESET Phase of Pt/Ta2O5/TaOx/Pt Bipolar Resistive RAM Devices. 55-60 - Hongping Shu, Hongyu Chen, Hao Liu, Youyou Lu, Qingda Hu, Jiwu Shu:
Empirical Study of Transactional Management for Persistent Memory. 61-66 - Chien-Chung Ho, Yung-Chun Li, Ping-Hsien Lin, Wei-Chen Wang
A Stride-Away Programming Scheme to Resolve Crash Recoverability and Data Readability Issues of Multi-Level-Cell Flash Memory. 67-72 - Yi-Ling Lin, Ming-Chang Yang, Yuan-Hao Chang
On Harmonizing Data Lifetime and Block Retention Time for Flash Devices. 73-78 - Satoshi Imamura
Reducing CPU Power Consumption for Low-Latency SSDs. 79-84 - Daniel Bittman, Matthew Gray, Justin Raizes, Sinjoni Mukhopadhyay, Matt Bryson, Peter Alvaro
Designing Data Structures to Minimize Bit Flips on NVM. 85-90 - Kimiyoshi Usami, Junya Akaike, Sosuke Akiba, Masaru Kudo, Hideharu Amano, Takeharu Ikezoe, Keizo Hiraga, Yusuke Shuto, Kojiro Yagami:
Energy Efficient Write Verify and Retry Scheme for MTJ Based Flip-Flop and Application. 91-98 - The-Nghia Nguyen, Donghwa Shin:
Statistical Memristor-Based Temperature Sensors without Analog-to-Digital Conversion. 99-104 - Peichen Xie, Guangyu Sun, Feng Wang, Guojie Luo:
V-PIM: An Analytical Overhead Model for Processing-in-Memory Architectures. 107-108 - Gunhee Choi, Seungboo Kim, Jongmoo Choi:
Quantitative Analysis of File System Performance on NVM. 109-110 - Joontaek Oh, Youjip Won:
Embedded DBMS Design for In-Vehicle Information Management. 111-112 - Hock Leong Chee, T. Nandha Kumar
Multifilamentary Conduction Modelling of Bipolar Ta2O5/TaOx Bi-Layered RRAM. 113-114 - Hu Wan
NVLH: Crash-Consistent Linear Hashing for Non-Volatile Memory. 117-118 - Hiroyuki Iiboshi, Tomoharu Ugawa:
Towards Model Checking Library for Persistent Data Structures. 119-120
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:17 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: