default search action
38th ISCA 2011: San Jose, CA, USA
- Ravi R. Iyer, Qing Yang, Antonio González:
38th International Symposium on Computer Architecture (ISCA 2011), June 4-8, 2011, San Jose, CA, USA. ACM 2011, ISBN 978-1-4503-0472-6
Novel architectures
- Atif Hashmi, Hugues Berry
, Olivier Temam, Mikko H. Lipasti:
Automatic abstraction and fault tolerance in cortical microachitectures. 1-10 - Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay A. Shah, Hiran Mayukh, Jayneel Gandhi
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. 11-22 - Erika Gunadi, Mikko H. Lipasti:
CRIB: consolidated rename, issue, and bypass. 23-32
Parallel architectures I
- Rishi Agarwal, Josep Torrellas:
FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes. 33-44 - Youngjin Kwon, Changdae Kim, Seungryoul Maeng, Jaehyuk Huh:
Virtualizing performance asymmetric multi-core systems. 45-56
Caches
- Daniel Sánchez, Christos Kozyrakis:
Vantage: scalable and efficient fine-grain cache partitioning. 57-68 - Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xie, Narayanan Vijaykrishnan, Chita R. Das:
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. 69-80 - Jayesh Gaur, Mainak Chaudhuri, Sreenivas Subramoney
Bypass and insertion algorithms for exclusive last-level caches. 81-92 - Blas Cuesta, Alberto Ros
Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks. 93-104
Parallel architectures II
- Jungju Oh, Milos Prvulovic, Alenka G. Zajic:
TLSync: support for multiple fast barriers using on-chip transmission lines. 105-116 - Neal Clayton Crago, Sanjay J. Patel:
OUTRIDER: efficient memory latency tolerance with decoupled strands. 117-128 - Yunsup Lee, Rimas Avizienis, Alex Bishara, Richard Xia, Derek Lockhart, Christopher Batten, Krste Asanovic:
Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. 129-140 - Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N. Patt:
Prefetch-aware shared resource management for multi-core systems. 141-152
Dependable architectures
- Rishi Agarwal, Pranav Garg, Josep Torrellas:
Rebound: scalable checkpointing for coherent shared memory. 153-164 - Joseph L. Greathouse, Zhiqiang Ma, Matthew I. Frank, Ramesh Peri, Todd M. Austin:
Demand-driven software race detection using hardware performance counters. 165-176
Security
- Siddhartha Chhabra, Yan Solihin:
i-NVMM: a secure non-volatile main memory system with incremental encryption. 177-188 - Mohit Tiwari
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security. 189-200
Reliability
- Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Venkatraman Govindaraju, Marc de Kruijf, Karthikeyan Sankaralingam:
Sampling + DMR: practical and low-overhead permanent fault detection. 201-212 - Sangeetha Sudhakrishnan, Rigo Dicochea, Jose Renau:
Releasing efficient beta cores to market early. 213-222 - Mehrtash Manoochehri, Murali Annavaram
CPPC: correctable parity protected cache. 223-234
Multithreading
- Mark Gebhart, Daniel R. Johnson, David Tarjan, Stephen W. Keckler, William J. Dally, Erik Lindholm, Kevin Skadron
Energy-efficient mechanisms for managing thread context in throughput processors. 235-246 - Wing-Kei S. Yu, Ruirui C. Huang, Sarah Q. Xu, Sung-En Wang, Edwin Kan, G. Edward Suh
SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading. 247-258
On-chip networks I
- Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, Xiaowei Li:
An abacus turn model for time/space-efficient reconfigurable routing. 259-270 - Aaron Carpenter, Jianyun Hu, Jie Xu, Michael C. Huang
A case for globally shared-medium on-chip interconnect. 271-282
Memory
- Lingjia Tang, Jason Mars, Neil Vachharajani, Robert Hundt, Mary Lou Soffa:
The impact of memory subsystem resource sharing on datacenter applications. 283-294 - Doe Hyun Yoon, Min Kyu Jeong, Mattan Erez
Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput. 295-306 - Thomas W. Barr, Alan L. Cox, Scott Rixner:
SpecTLB: a mechanism for speculative address translation. 307-318
Power I
- David Meisner, Christopher M. Sadler, Luiz André Barroso, Wolf-Dietrich Weber, Thomas F. Wenisch:
Power management of online data-intensive services. 319-330 - Susmit Biswas, Mohit Tiwari
Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management. 331-340 - Sriram Govindan, Anand Sivasubramaniam, Bhuvan Urgaonkar:
Benefits and limitations of tapping into stored energy for datacenters. 341-352
Architecture modeling and evaluation
- John Demme, Simha Sethumadhavan:
Rapid identification of architectural bottlenecks via precise event counting. 353-364 - Hadi Esmaeilzadeh
Dark silicon and the end of multicore scaling. 365-376 - Guangyu Sun, Christopher J. Hughes
Moguls: a model to explore the memory hierarchy for bandwidth improvements. 377-388
On-chip networks II
- Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. Das:
A case for heterogeneous on-chip interconnects for CMPs. 389-400 - Boris Grot
Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees. 401-412 - Sheng Ma, Natalie D. Enright Jerger
DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. 413-424
Photonics
- Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian, Al Davis, Norman P. Jouppi:
Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems. 425-436 - Nathan L. Binkert, Al Davis, Norman P. Jouppi, Moray McLaren, Naveen Muralimanohar, Robert Schreiber, Jung Ho Ahn
The role of optics in future high radix switch design. 437-448 - Kai Ma, Xue Li, Ming Chen, Xiaorui Wang:
Scalable power control for many-core architectures running multi-threaded applications. 449-460 - Alaa R. Alameldeen, Ilya Wagner, Zeshan Chishti, Wei Wu, Chris Wilkerson, Shih-Lien Lu:
Energy-efficient cache design using variable-strength error-correcting codes. 461-472
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-19 22:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: