default search action
"A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With -101-dBc THD and ..."
Muhammed Bolatkale et al. (2022)
- Muhammed Bolatkale, Robert Rutten, Hans Brekelmans, Shagun Bajoria, Yihan Gao, Bernard Burdiek, Lucien J. Breems:
A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With -101-dBc THD and 120-MHz Bandwidth Using Blind Digital DAC Error Correction. IEEE J. Solid State Circuits 57(12): 3768-3780 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.