default search action

combined dblp search
author search
venue search
publication search

ask others

"Chip size estimation for SOC design space exploration."

Hartwig Jeschke (2007)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2007.01.012

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/Jeschke07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Jeschke07
Hartwig Jeschke:
Chip size estimation for SOC design space exploration. J. Syst. Archit. 53(10): 764-776 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.