default search action

combined dblp search
author search
venue search
publication search

ask others

"Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell."

Keivan Navi et al. (2008)

> Home

Details and statistics

DOI: 10.4304/JCP.3.2.48-54

access: open

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition @ jcomputers.us (open access)
  - electronic edition via DOI (archived)
  authority control:
- export record
  dblp key:
  - journals/jcp/NaviKRSMD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcp/NaviKRSMD08
Keivan Navi, Omid Kavehei, Mahnoush Rouholamini, Amir Sahafi, Shima Mehrabi, Nooshin Dadkhahi:
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell. J. Comput. 3(2): 48-54 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.