default search action

combined dblp search
author search
venue search
publication search

ask others

"A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS ..."

Yogesh Singh Chauhan et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISQED.2006.7

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/isqed/ChauhanAKGB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/ChauhanAKGB06
Yogesh Singh Chauhan, Costin Anghel, François Krummenacher, Renaud Gillon, Andre Baguenier, Bart Desoete, Steven Frere, Adrian Mihai Ionescu, Michel J. Declercq:
A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor. ISQED 2006: 109-114

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.